IP Library › Granted Patent US 12,266,665
Granted Patent B2
US 12,266,665 · App. 17/285,694 · Granted Apr 1, 2025

Circuit board, semiconductor apparatus, and electronic equipment

Inventors: Takashi Miyamoto (Kanagawa, JP); Masahiro Takahashi (Kanagawa, JP); Yoshiyuki Akiyama (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H10F39/802H04N25/709
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,266,665
App. No.
17/285,694
Granted
Apr 1, 2025
Kind
B2
Abstract

The present technology relates to a circuit board, a semiconductor apparatus, and electronic equipment that are configured to make it possible to more effectively suppress the occurrence of noise in signals. A circuit board includes first conductors arranged regularly in a first direction, second conductors arranged regularly in the first direction, and third conductors arranged regularly in the first direction. A first power supply connected to the first conductors, a second power supply connected to the second conductors, and a third power supply connected to the third conductors are different power supplies. The present technology can be applied to a circuit board of a semiconductor apparatus and the like, for example.

Claims (86)

1. A circuit board, comprising:

a plurality of sets of conductors at regular intervals in a first direction, wherein each set of the plurality of sets of conductors comprises a first conductor,

a second conductor, and a third conductor,

the first conductor is connected to a first power supply,

the second conductor is connected to a second power supply,

the third conductor is connected to a third power supply,

the plurality of sets of conductors comprises a first set of conductors and a second set of conductors, and

a distance between the first conductor of the first set of conductors and the first conductor of the second set of conductors in the first direction is equal to a distance between the second conductor of the first set of conductors and the second conductor of the second set of conductors in the first direction;

a circuit block electrically connected with:

the first power supply via the first conductor,

the second power supply via the second conductor, and

the third power supply via the third conductor; and

a selecting unit configured to select:

a first path including at least the first power supply, the circuit block, and the second power supply; and

a second path including at least the first power supply, the circuit block, and the third power supply.

2. The circuit board according to claim 1 , wherein a total power consumption in a case in which the first path is selected is one of same as or larger than a total power consumption in a case in which the second path is selected.

3. The circuit board according to claim 1 , wherein a total current amount in a case in which the first path is selected is one of same as or larger than a total current amount in a case in which the second path is selected.

4. The circuit board according to claim 1 , wherein a power supply voltage value of the second power supply is one of same as or larger than a power supply voltage value of the third power supply.

5. The circuit board according to claim 1 , wherein

the first power supply has a power supply voltage value different from each of a power supply voltage value of the second power supply and a power supply voltage value of the third power supply, and

the power supply voltage value of the second power supply is different from the power supply voltage value of the third power supply.

6. The circuit board according to claim 1 , wherein a conductor area size of the first conductor across the plurality of sets of conductors in a determined range is one of same or substantially same as a conductor area size of the second conductor across the plurality of sets of conductors in the determined range.

7. The circuit board according to claim 1 , wherein a conductor area size of the first conductor across the plurality of sets of conductors in a determined range is different from a conductor area size of the third conductor across the plurality of sets of conductors in the determined range.

8. The circuit board according to claim 1 , wherein a conductor area size of the second conductor across the plurality of sets of conductors in a determined range is different from a conductor area size of the third conductor across the plurality of sets of conductors in the determined range.

9. The circuit board according to claim 1 , wherein at least two of the first conductor, the second conductor, and the third conductor are at regular intervals in a second direction orthogonal to the first direction.

10. The circuit board according to claim 9 , wherein at least two of the first conductor, the second conductor, and the third conductor have pitch displacement in the second direction based on a position of each conductor of the plurality of sets of conductors in the first direction.

11. The circuit board according to claim 1 , wherein the first conductor is in a first conductor layer, the second conductor is in a second conductor layer, and the third conductor is in a third conductor layer.

12. A semiconductor apparatus, comprising:

a circuit board including a plurality of sets of conductors at regular intervals in a first direction, wherein

each set of the plurality of sets of conductors comprises a first conductor, a second conductor, and a third conductor;

a first power supply connected to the first conductor;

a second power supply connected to the second conductor;

a third power supply connected to the third conductor;

the plurality of sets of conductors comprises a first set of conductors and a second set of conductors; and

a distance between the first conductor of the first set of conductors and the first conductor of the second set of conductors in the first direction is equal to a distance between the second conductor of the first set of conductors and the second conductor of the second set of conductors in the first direction;

a circuit block electrically connected with:

the first power supply via the first conductor,

the second power supply via the second conductor, and

the third power supply via the third conductor; and

a selecting unit configured to select:

a first path including at least the first power supply, the circuit block, and the second power supply; and

a second path including at least the first power supply, the circuit block, and the third power supply.

13. An electronic equipment, comprising:

a semiconductor apparatus including:

a circuit board which includes a plurality of sets of conductors at regular intervals in a first direction, wherein

each set of the plurality of sets of conductors comprises a first conductor, a second conductor, and a third conductor;

a first power supply connected to the first conductor;

a second power supply connected to the second conductor;

a third power supply connected to the third conductor;

the plurality of sets of conductors comprises a first set of conductors and a second set of conductors; and

a distance between the first conductor of the first set of conductors and the first conductor of the second set of conductors in the first direction is equal to a distance between the second conductor of the first set of conductors and the second conductor of the second set of conductors in the first direction;

a circuit block electrically connected with:

the first power supply via the first conductor;

the second power supply via the second conductor; and

the third power supply via the third conductor; and

a selecting unit configured to select:

a first path including at least the first power supply, the circuit block, and the second power supply; and

a second path including at least the first power supply, the circuit block, and the third power supply.

14. A circuit board, comprising:

a plurality of sets of conductors at regular intervals in a first direction, wherein each set of the plurality of sets of conductors comprises a first conductor, a second conductor, and a third conductor,

the first conductor is connected to a first power supply,

the second conductor is connected to a second power supply,

the third conductor is connected to a third power supply,

fourth conductors connected to the first power supply;

fifth conductors connected to the second power supply; and

sixth conductors connected to the third power supply, wherein

the first conductor, the second conductor, and the third conductor are in a first conductor layer,

the fourth conductors, the fifth conductors, and the sixth conductors are in a second conductor layer,

the fourth conductors, the fifth conductors, and the sixth conductors are in at regular intervals in a second direction which is orthogonal to the first direction, and

each of the fourth conductors, the fifth conductors, and the sixth conductors extends in the second direction;

a circuit block electrically connected with:

the first power supply via the first conductor,

the second power supply via the second conductor, and

the third power supply via the third conductor; and

a selecting unit configured to select:

a first path including at least the first power supply, the circuit block, and the second power supply; and

a second path including at least the first power supply, the circuit block, and the third power supply.

15. The circuit board according to claim 1 , wherein at least two of the first conductor, the second conductor, and the third conductor are in one conductor layer.

16. The circuit board according to claim 1 , further comprising:

fourth conductors connected to the first power supply;

fifth conductors connected to the second power supply; and

sixth conductors connected to the third power supply, wherein

the first conductor, the second conductor, and the third conductor are in a first conductor layer, and

the fourth conductors, the fifth conductors, and the sixth conductors are in a second conductor layer.

17. The circuit board according to claim 16 , wherein the fourth conductors, the fifth conductors, and the sixth conductors are at regular intervals in the first direction.

18. The circuit board according to claim 16 , wherein the fourth conductors, the fifth conductors, and the sixth conductors are at regular intervals in a second direction orthogonal to the first direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2021
From: MIYAMOTO, TAKASHI; TAKAHASHI, MASAHIRO; AKIYAMA, YOSHIYUKI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 055931/0781 →
Priority Claims (1)
JP 2018-200531 · Oct 25, 2018 · national
Continuity (1)
Related Publication 20210343764A1 · Nov 4, 2021
References Cited (60)
US 4811082A · Jacobs · 1989 [cited by examiner]
US 5285018A · Pence, IV · 1994 [cited by examiner]
US 5288949A · Crafts · 1994 [cited by examiner]
US 5504370A · Lin · 1996 [cited by examiner]
US 5633479A · Hirano · 1997 [cited by examiner]
US 5686764A · Fulcher · 1997 [cited by examiner]
US 5818315A · Moongilan · 1998 [cited by examiner]
US 5847420A · Kuge et al. · 1998 [cited by applicant]
US 5912809A · Steigerwald · 1999 [cited by examiner]
US 5994766A · Shenoy · 1999 [cited by examiner]
US 6172305B1 · Tanahashi · 2001 [cited by examiner]
US 6255600B1 · Schaper · 2001 [cited by examiner]
US 6442041B2 · Rehm · 2002 [cited by examiner]
US 6489574B1 · Otaki · 2002 [cited by examiner]
US 6519191B1 · Morishita · 2003 [cited by applicant]
US 6844620B2 · Chang · 2005 [cited by examiner]
US 7405363B2 · Inoue · 2008 [cited by examiner]
US 7436008B2 · Ho · 2008 [cited by examiner]
US 7939443B2 · Fox · 2011 [cited by examiner]
US 8063480B2 · Mukaibara · 2011 [cited by examiner]
US 8791371B2 · Choi · 2014 [cited by examiner]
US 10043755B2 · Betsui · 2018 [cited by examiner]
US 11778738B2 · Hwangbo · 2023 [cited by examiner]
US 20010013422A1 · Schaper · 2001 [cited by examiner]
US 20010052792A1 · Doishi et al. · 2001 [cited by applicant]
US 20020108779A1 · Ohsaka · 2002 [cited by examiner]
US 20040100778A1 · Vinciarelli · 2004 [cited by examiner]
US 20070200218A1 · Mukaibara · 2007 [cited by examiner]
US 20100062727A1 · Kemmochi · 2010 [cited by examiner]
US 20110061898A1 · Mutnury · 2011 [cited by examiner]
US 20110132650A1 · Becker · 2011 [cited by examiner]
US 20110254617A1 · Ishii et al. · 2011 [cited by applicant]
US 20110317384A1 · Makaibara · 2011 [cited by examiner]
US 20130063902A1 · Yoshida · 2013 [cited by examiner]
US 20130343024A1 · Hoshi · 2013 [cited by examiner]
US 20160249456A1 · Youn · 2016 [cited by examiner]
US 20170156208A1 · Chang · 2017 [cited by examiner]
US 20170207158A1 · Kang et al. · 2017 [cited by applicant]
US 20180286910A1 · Kobayashi · 2018 [cited by examiner]
US 20190353686A1 · Fushimi · 2019 [cited by examiner]
US 20190356235A1 · Shindo · 2019 [cited by examiner]
US 20190357392A1 · Ikeda · 2019 [cited by examiner]
CN 104081527A · 2014 [cited by applicant]
CN 105789231A · 2016 [cited by applicant]
CN 106992162A · 2017 [cited by applicant]
CN 108695349A · 2018 [cited by applicant]
JP 07245347A · 1995 [cited by applicant]
JP 2000048568A · 2000 [cited by applicant]
JP 2001127254A · 2001 [cited by applicant]
JP 2011222919A · 2011 [cited by applicant]
JP 2014057426A · 2014 [cited by applicant]
JP 2015220250A · 2015 [cited by applicant]
JP 2017103517A · 2017 [cited by applicant]
JP 2017130660A · 2017 [cited by applicant]
JP 2018170471A · 2018 [cited by applicant]
KR 1019990088380A · 1999 [cited by applicant]
KR 1020170086924A · 2017 [cited by applicant]
WO 2013115075A1 · 2013 [cited by applicant]
International Search Report and Written Opinion of PCT Application No. PCT/JP2019/040170, issued on Dec. 24, 2019, 15 pages of ISRWO. [cited by applicant]
Office Action for CN Patent Application No. 201980069144.3, issued on Jun. 28, 2024, 07 pages of English Translation and 09 pages of Office Action. [cited by applicant]