IP Library › Granted Patent US 12,271,006
Granted Patent B2
US 12,271,006 · App. 18/231,760 · Granted Apr 8, 2025

Multifunctional collimator for contact image sensors

Inventors: Hsin-Yu Chen (Hsinchu, TW); Yen-Chiang Liu (Hsinchu, TW); Jiun-Jie Chiou (Hsi, TW); Jia-Syuan Li (Hsinchu, TW); You-Cheng Jhang (Hsinchu, TW); Shin-Hua Chen (Hsinchu, TW); Lavanya Sanagavarapu (Hsinchu, TW); Han-Zong Pan (Hsinchu, TW); Chun-Peng Li (Hsinchu, TW); Chia-Chun Hung (Hsinchu, TW); Ching-Hsiang Hu (Taipei, TW); Wei-Ding Wu (Zhubei, TW); Jui-Chun Weng (Taipei, TW); Ji-Hong Chiang (Changhua, TW); Hsi-Cheng Hsu (Taichung, TW)
Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
G02B27/30G02B5/20G02B26/007G06V40/1312H01L27/1462H01L27/14625H01L31/02162B32B2551/00G06V40/1318
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,271,006
App. No.
18/231,760
Granted
Apr 8, 2025
Kind
B2
Abstract

Disclosed is a cost-effective method to fabricate a multifunctional collimator structure for contact image sensors to filter ambient infrared light to reduce noises. In one embodiment, an optical collimator, includes: a dielectric layer; a substrate; a plurality of via holes; and a conductive layer, wherein the dielectric layer is formed over the substrate, wherein the plurality of via holes are configured as an array along a lateral direction of a first surface of the dielectric layer, wherein each of the plurality of via holes extends through the dielectric layer and the substrate from the first surface of the dielectric layer to a second surface of the substrate in a vertical direction, and wherein the conductive layer is formed over at least one of the following: the first surface of the first dielectric layer and a portion of sidewalls of each of the plurality of via holes, and wherein the conductive layer is configured so as to allow the optical collimator to filter light in a range of wavelengths.

Claims (36)

1. An optical collimator, comprising:

a dielectric layer;

a substrate;

at least one via hole; and

a conductive layer,

wherein the dielectric layer is formed over the substrate, wherein the at least one via hole extends through the dielectric layer and the substrate in a vertical direction,

wherein the conductive layer is formed over both a surface of the dielectric layer and the portion of sidewalls of the at least one via hole, and wherein a first thickness of the conductive layer over the surface of the dielectric layer is greater than a second thickness of the conductive layer over the sidewalls of the at least one via hole, and

wherein the first thickness of the conductive layer over the surface of the dielectric layer is approximately 20 nanometers and the second thickness of the conductive layer over the sidewalls of the at least one via hole is approximately 2 nanometers.

2. The optical collimator of claim 1 , wherein the conductive layer comprises aluminum copper (AlCu) alloy.

3. The optical collimator of claim 1 , wherein a first depth of the portion of sidewalls with the conductive layer is approximately 3,000 nanometers, wherein the first depth is measured from the first surface of the dielectric layer.

4. The collimator of claim 1 , wherein the at least one via hole comprises a plurality of via holes.

5. The collimator of claim 1 , wherein each of the plurality of via holes has a dimension of approximately 0.05 micrometers.

6. The collimator of claim 1 , wherein the substrate is a silicon substrate and a first thickness of the dielectric layer is approximately 1.0 micrometer and a second thickness of the substrate is approximately 6 micrometers.

7. The collimator of claim 1 , wherein the conductive layer is configured so as to allow the optical collimator to filter light in a range of wavelengths between 780 and 1400 nanometers.

8. A semiconductor device, comprising:

at least one optical sensing element; and

an optical collimator;

wherein the optical collimator comprises: a first dielectric layer, a first substrate, a plurality of via holes, and a conductive layer, wherein the first dielectric layer is formed over the first substrate, wherein each of the plurality of via holes extends through the first dielectric layer and the first substrate,

wherein the conductive layer is formed so as to allow the optical collimator to filter light in a range of wavelengths,

wherein the conductive layer is formed over both a first surface of the first dielectric layer and the portion of sidewalls of the plurality of via holes, and wherein a first thickness of the conductive layer over the surface of the dielectric layer is greater than a second thickness of the conductive layer over the sidewalls of the plurality of via holes, and

wherein the first thickness of the conductive layer over the surface of the dielectric layer is approximately 20 nanometers and the second thickness of the conductive layer over the sidewalls of the at least one via hole is approximately 2 nanometers.

9. The semiconductor device of claim 8 , wherein the at least one optical sensing element is formed in a second substrate, wherein the second substrate is further coated with a second dielectric layer, and wherein the optical collimator is formed over the second dielectric layer.

10. The semiconductor device of claim 8 , wherein the conductive layer comprises aluminum copper (AlCu) alloy.

11. The semiconductor device of claim 8 , wherein a first depth of the portion of sidewalls with the conductive layer is approximately 3,000 nanometers, wherein the first depth is measured from the first surface of the dielectric layer.

12. The semiconductor device of claim 11 , wherein the first substrate is a silicon substrate and a first thickness of the dielectric layer is approximately 1.0 micrometer.

13. The semiconductor device of claim 12 , wherein each of the plurality of via holes has a dimension of approximately 0.05 micrometers.

14. The semiconductor device of claim 12 , wherein a second thickness of the substrate is approximately 6 micrometers.

15. The semiconductor device of claim 8 , wherein the range of wavelengths is between 780 and 1400 nanometers.

16. A method for forming a semiconductor device, comprising:

forming a collimator structure on a first substrate with a first dielectric layer, wherein the collimator structure comprises a plurality of via holes, wherein each of the plurality of via holes extends through the first dielectric layer and the first substrate in a vertical direction; and

forming a conductive layer over both a first surface of the first dielectric layer and a portion of sidewalls of the plurality of via holes, and wherein a first thickness of the conductive layer over the surface of the dielectric layer is greater than a second thickness of the conductive layer over the sidewalls of the plurality of via holes,

wherein the first thickness of the conductive layer over the first surface of the first dielectric layer is approximately 20 nanometers and the second thickness of the conductive layer over the portion of sidewalls of each of the plurality of via holes is approximately 2 nanometers.

17. The method of claim 16 , wherein the conductive layer comprises aluminum copper (AlCu) alloy.

18. The method of claim 16 , wherein each of the plurality of via holes has a dimension of approximately 0.05 micrometers, and wherein a first thickness of the first dielectric layer is approximately 1.0 micrometer.

19. The method of claim 18 , wherein the conductive layer is formed over the portion of sidewalls of each of the plurality of via holes, and wherein a first depth of the portion of side walls with the conductive layer is approximately 3000 nanometers, wherein the first depth is measured from the first surface of the first dielectric layer.

20. The method of claim 18 , wherein a second thickness of the first substrate is approximately 6 micrometers.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2026
From: CHEN, HSIN-YU; LIU, YEN-CHIANG; CHIOU, JIUN-JIE; LI, JIA-SYUAN; JHANG, YOU-CHENG; CHEN, SHIN-HUA; SANAGAVARAPU, LAVANYA; PAN, HAN-ZONG; LI, CHUN-PENG; HUNG, CHIA-CHUN; HU, CHING-HSIANG; WU, WEI-DING; WENG, JUI-CHUN; CHIANG, JI-HONG; HSU, HSI-CHENG
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073579/0477 →
Continuity (3)
Continuation 17883592 · Aug 8, 2022
Continuation 16656290 · Oct 17, 2019
Related Publication 20230400699A1 · Dec 14, 2023
References Cited (38)
US 4369242A · Arimilli et al. · 1983 [cited by applicant]
US 7791170B2 · Chiang et al. · 2010 [cited by applicant]
US 10515991B2 · Huang et al. · 2019 [cited by applicant]
US 10700225B2 · Wang et al. · 2020 [cited by applicant]
US 11454820B2 · Chen · 2022 [cited by examiner]
US 11782284B2 · Chen et al. · 2023 [cited by applicant]
US 20030128494A1 · Birecki et al. · 2003 [cited by applicant]
US 20030128647A1 · Birecki et al. · 2003 [cited by applicant]
US 20030128813A1 · Appleby et al. · 2003 [cited by applicant]
US 20050161589A1 · Kim et al. · 2005 [cited by applicant]
US 20050286024A1 · Gupta · 2005 [cited by applicant]
US 20060055308A1 · Lairson et al. · 2006 [cited by applicant]
US 20070161186A1 · Ho · 2007 [cited by applicant]
US 20100029027A1 · Ikuta et al. · 2010 [cited by applicant]
US 20100277789A1 · Wu et al. · 2010 [cited by applicant]
US 20110315988A1 · Yu et al. · 2011 [cited by applicant]
US 20120103408A1 · Moslehi et al. · 2012 [cited by applicant]
US 20120229759A1 · Tamura · 2012 [cited by examiner]
US 20160043294A1 · Palaniswamy et al. · 2016 [cited by applicant]
US 20170315110A1 · Chou · 2017 [cited by applicant]
US 20190006407A1 · Uesaka · 2019 [cited by examiner]
US 20190140010A1 · Ku et al. · 2019 [cited by applicant]
US 20190148145A1 · Huang · 2019 [cited by examiner]
US 20190148437A1 · Cheng · 2019 [cited by examiner]
US 20190157337A1 · Lin et al. · 2019 [cited by applicant]
US 20190305019A1 · Chen et al. · 2019 [cited by applicant]
US 20190347462A1 · Tseng et al. · 2019 [cited by applicant]
US 20190348455A1 · Cheng et al. · 2019 [cited by applicant]
US 20200210669A1 · Lee et al. · 2020 [cited by applicant]
US 20200266226A1 · Lee et al. · 2020 [cited by applicant]
CN 101699619A · 2010 [cited by applicant]
CN 106057838A · 2016 [cited by applicant]
CN 107017321B · 2022 [cited by applicant]
JP 2010224448A · 2010 [cited by applicant]
TW 200746228A · 2007 [cited by applicant]
TW 201919183A · 2019 [cited by applicant]
TW 201939112A · 2019 [cited by applicant]
WO 2015025637A1 · 2015 [cited by applicant]