IP Library › Granted Patent US 12,288,961
Granted Patent B2
US 12,288,961 · App. 17/223,649 · Granted Apr 29, 2025

Electronic device comprising a transparent encapsulation structure housing an electronic chip and corresponding production method

Inventors: Fabien Quercia (Isere, FR); Jean-Michel Riviere (Froges, FR)
Assignee: STMicroelectronics (Grenoble 2) SAS
H01S5/02234G01S7/4815H01L31/0203H01L31/02325H01S5/0078H01S5/0236H01S5/4031
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,288,961
App. No.
17/223,649
Granted
Apr 29, 2025
Kind
B2
Abstract

An electronic device includes a base substrate having a mounting face. An electronic chip is fastened onto the mounting face of the base substrate. A transparent encapsulation structure is bonded onto the base substrate. The transparent encapsulation structure includes a housing with an internal cavity defining a chamber housing the electronic chip. The encapsulation structure has an external face that supports a light-filtering optical wafer located facing an optical element of the electronic chip. An opaque cover covers the transparent encapsulation structure and includes a local opening facing the light-filtering optical wafer.

Claims (37)

1. An electronic device, comprising:

a base substrate having a mounting face;

at least one electronic chip having a rear face fastened onto the mounting face of the base substrate and a front face integrating an optical element;

a transparent encapsulation structure bonded onto the base substrate, said transparent encapsulation structure comprising at least one housing including an internal cavity forming a chamber delimited by the mounting face and internal surfaces of the transparent encapsulation structure, wherein said internal surfaces are spaced from said at least one electronic chip to form an enclosed free space within which the at least one electronic chip is located;

a light-filtering optical wafer supported by and located on an external face of the encapsulation structure and facing each optical element; and

an opaque cover covering the transparent encapsulation structure and the light-filtering optical wafer, said opaque cover including a local opening exposing at least a portion of the light-filtering optical wafer.

2. The device according to claim 1 , wherein the transparent encapsulation structure is provided with a hollowed front recess located on said external face of the encapsulation structure facing each optical element, wherein the light-filtering optical wafer is mounted within said hollowed front recess.

3. The device according to claim 1 , wherein said at least one electronic chip includes a first electronic chip and a second electronic chip, and further including an opaque partition located between the first electronic chip and the second electronic chip.

4. The device according to claim 3 , wherein said at least one housing is formed by a single transparent housing defining a single chamber housing both the first electronic chip and the second electronic chip, and wherein the opaque partition comprises an opaque volume located inside the single chamber.

5. The device according to claim 4 , wherein the opaque volume is made of an adhesive material.

6. The device according to claim 3 , wherein said at least one housing includes a first transparent housing defining a first chamber housing the first electronic chip and a second transparent housing defining a second chamber housing the second electronic chip, and wherein the opaque partition occupies a median space outside the first and second chambers positioned between the first chamber and the second chamber.

7. The device according to claim 3 , wherein said at least one housing includes a single transparent housing defining a first chamber housing the first electronic chip and a second chamber housing the second electronic chip, and wherein the opaque partition occupies a median space outside the first and second chambers positioned between the first chamber and the second chamber.

8. The device according to claim 7 , wherein the single transparent housing comprise a planar portion connecting the first and second chambers and resting on the base substrate.

9. The device according to claim 8 , wherein the base substrate includes a recess hollowed in the mounting face of the base substrate, and wherein said planar portion of the single transparent housing is mounted within said recess.

10. The device according to claim 7 , wherein the opaque cover incorporates the opaque partition in the median space.

11. The device according to claim 7 , wherein the opaque partition completely fills the median space.

12. The device according to claim 11 , wherein the opaque cover is bonded to a free top face of the opaque partition.

13. The device according to claim 7 , wherein the opaque cover and the opaque partition are made of an opaque material sputtered onto the external faces of the transparent encapsulation structure.

14. The device according to claim 3 , wherein the optical element integrated in the first electronic chip includes a radiation emitter and wherein the optical element integrated in the second electronic chip includes a radiation receiver configured to receive radiation emitted by the radiation emitter after reflection from an element external to said opaque cover.

15. A method for producing an electronic device, comprising:

fastening a rear face of at least one electronic chip onto a mounting face of a base substrate, said at least one electronic chip integrating an optical element on a front face;

bonding a transparent encapsulation structure on the mounting face of the substrate, said transparent encapsulation structure comprising at least one housing including an internal cavity forming a chamber delimited by the mounting face and internal surfaces of the transparent encapsulation structure, wherein said internal surfaces are spaced from said at least one electronic chip to form an enclosed free space within which the at least one electronic chip is located;

mounting a light-filtering optical wafer onto the transparent encapsulation structure facing each optical element; and

mounting an opaque cover covering the transparent encapsulation structure and the light-filtering optical wafer, said opaque cover including a local opening exposing at least a portion of the light-filtering optical wafer.

16. The method according to claim 15 , wherein mounting the light-filtering optical wafer comprises mounting the light-filtering optical wafer in a hollowed front recess located on an external face of the transparent encapsulation structure facing the optical element.

17. The method according to claim 15 , wherein said at least one electronic chip includes a first electronic chip and a second electronic chip, and wherein bonding the transparent encapsulation structure comprising placing an opaque partition between the first electronic chip and the second electronic chip.

18. The method according to claim 17 , wherein said at least one housing includes a single housing defining a single chamber, wherein bonding the transparent encapsulation structure comprises housing the first electronic chip and the second electronic chip in the single chamber, and wherein placing the opaque partition comprises forming an opaque volume between the first electronic chip and the second electronic chip.

19. The method according to claim 17 , wherein said at least one housing includes a first transparent housing defining a first chamber and a second transparent housing defining a second chamber, wherein bonding the transparent encapsulation structure comprises arranging the first housing and the second housing so as to house the first electronic chip in the first chamber and house the second electronic chip in the second chamber, and wherein forming an opaque volume comprises forming said opaque volume in a median space outside the first and second chambers that spaces the first chamber from the second chamber.

20. The method according to claim 17 , wherein said at least one housing includes a single transparent housing defining a first chamber and a second chamber with a median space outside the first and second chambers spacing the first chamber from the second chamber, and wherein forming an opaque volume comprises forming said opaque volume in the median space.

21. The method according to claim 20 , where said at least one housing includes a planar portion connecting the first and second chambers, wherein bonding the transparent encapsulation structure comprises mounting the planar portion on the base substrate.

22. The method according to claim 21 , further including:

forming a hollow recess in the mounting face of the base substrate; and

positioning the planar portion in the hollow recess of the mounting face.

23. The method according to claim 17 , wherein placing the opaque partition comprises incorporating said opaque partition in the opaque cover.

24. The method according to claim 17 , wherein placing the opaque partition comprises filling the median space between the first chamber and the second chamber with an opaque material, followed by bonding of the opaque cover onto a free top face of the opaque partition.

25. The method according to claim 15 , wherein mounting of the opaque cover on the transparent encapsulation structure and placing of the opaque partition comprise sputtering an opaque material onto the external faces of the transparent encapsulation structure.

26. The method according to claim 15 , wherein the optical element integrated in the first electronic chip includes a radiation emitter and the optical element integrated in the second electronic chip includes a radiation receiver configured to receive radiation emitted by the radiation emitter after reflection by an element external to said opaque cover.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2021
From: QUERCIA, FABIEN; RIVIERE, JEAN-MICHEL
To: STMICROELECTRONICS (GRENOBLE 2) SAS
Reel/Frame 055840/0130 →
Priority Claims (1)
FR 2003539 · Apr 8, 2020 · national
Continuity (1)
Related Publication 20210320473A1 · Oct 14, 2021
References Cited (20)
US 10422877B2 · Halliday · 2019 [cited by examiner]
US 20040211881A1 · Liu · 2004 [cited by applicant]
US 20130292705A1 · Makimura et al. · 2013 [cited by applicant]
US 20150115138A1 · Heng et al. · 2015 [cited by applicant]
US 20160041029A1 · T'Ng · 2016 [cited by examiner]
US 20160126403A1 · Tu et al. · 2016 [cited by applicant]
US 20160146639A1 · Chan · 2016 [cited by applicant]
US 20180301585A1 · Fujimoto · 2018 [cited by applicant]
US 20190137332A1 · Chu et al. · 2019 [cited by applicant]
US 20190196546A1 · Wu · 2019 [cited by applicant]
US 20190207051A1 · Utsumi · 2019 [cited by applicant]
US 20210399518A1 · Schwarz · 2021 [cited by examiner]
US 20220003866A1 · Maeda · 2022 [cited by examiner]
CN 105448939A · 2016 [cited by applicant]
CN 110556368A · 2019 [cited by applicant]
CN 215496711U · 2022 [cited by applicant]
JP 07239380A · 1995 [cited by applicant]
JP 2015088518A · 2015 [cited by applicant]
NPI Search Report and Written Opinion for FR 2003539 dated Nov. 23, 2020 (10 pages). [cited by applicant]
CN First Office Action and Search Report for counterpart CN Appl. No. 202110373974.4, report dated Nov. 8, 2024, 15 pgs. [cited by applicant]