IP Library › Granted Patent US 12,304,807
Granted Patent B2
US 12,304,807 · App. 18/365,449 · Granted May 20, 2025

Semiconductor device comprising different types of microelectromechanical systems devices

Inventors: Hsiang-Fu Chen (Zhubei, TW); Chia-Ming Hung (Taipei, TW); I-Hsuan Chiu (Hsin-Chu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
B81B7/02B81C1/00341B81B2201/0271B81B2203/0127B81B2203/0315B81B2207/07B81C2203/036
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,304,807
App. No.
18/365,449
Granted
May 20, 2025
Kind
B2
Abstract

Various embodiments of the present disclosure are directed towards a semiconductor device. The semiconductor device includes an interconnect structure disposed over a semiconductor substrate. A dielectric structure is disposed over the interconnect structure. A first cavity and a second cavity are disposed in the dielectric structure. A microelectromechanical system (MEMS) substrate is disposed over the dielectric structure, where the MEMS substrate comprises a first movable membrane overlying the first cavity and a second movable membrane overlying the second cavity. A first functional structure overlies the first movable membrane, where the first functional structure comprises a first material having a first chemical composition. A second functional structure overlies the second movable membrane, where the second functional structure is laterally spaced from the first functional structure, and where the second functional structure comprises a second material having a second chemical composition different than the first chemical composition.

Claims (63)

1. A semiconductor device, comprising:

an interconnect structure disposed over a semiconductor substrate;

a first dielectric structure disposed over the interconnect structure;

a first cavity disposed in the first dielectric structure;

a second cavity disposed in the first dielectric structure and laterally spaced from the first cavity;

a microelectromechanical system (MEMS) substrate disposed over the first dielectric structure, wherein the MEMS substrate comprises a first movable membrane overlying the first cavity and a second movable membrane overlying the second cavity;

a first functional layer overlying and contacting the first movable membrane, wherein the first functional layer comprises a first material having a first chemical composition, wherein the first material is different from a material of the first movable membrane; and

a second functional layer overlying the second movable membrane and the second cavity, wherein the second functional layer is laterally spaced from the first functional layer, and wherein the second functional layer comprises a second material having a second chemical composition different than the first chemical composition.

2. The semiconductor device of claim 1 , wherein:

the first functional layer is configured to deflect the first movable membrane in response to a first stimulus; and

the second functional layer is configured to deflect the second movable membrane in response to a second stimulus different than the first stimulus.

3. The semiconductor device of claim 2 , wherein:

the first functional layer deflects the first movable membrane a first distance in response to the first stimulus; and

the second functional layer either does not deflect the second movable membrane in response to the first stimulus or deflects the second movable membrane a second distance less than the first distance in response to the first stimulus.

4. The semiconductor device of claim 1 , wherein:

a bottommost surface of the first functional layer is substantially co-planar with a bottommost surface of the second functional layer.

5. The semiconductor device of claim 4 , wherein:

the first functional layer has a first thickness; and

the second functional layer has a second thickness different than the first thickness.

6. The semiconductor device of claim 4 , wherein:

the first functional layer has a first thickness; and

the second functional layer has a second thickness that is substantially the same as the first thickness.

7. The semiconductor device of claim 1 , further comprising:

a second dielectric structure disposed between the first dielectric structure and the semiconductor substrate;

a first electrode disposed in the second dielectric structure and electrically coupled to the interconnect structure, wherein the first cavity overlies the first electrode, and wherein the first electrode outputs a first electrical signal that corresponds to a first distance in which the first movable membrane is spaced from the first electrode; and

a second electrode disposed in the second dielectric structure and electrically coupled to the interconnect structure, wherein the second cavity overlies the second electrode, and wherein the second electrode outputs a second electrical signal that corresponds to a second distance in which the second movable membrane is spaced from the second electrode.

8. The semiconductor device of claim 1 , further comprising:

a fluid communication channel disposed in the first dielectric structure, wherein the fluid communication channel extends laterally between the first cavity and the second cavity, such that the first cavity and the second cavity are in fluid communication.

9. The semiconductor device of claim 1 , wherein:

the first material is an infrared radiation (IR) sensitive material; and

the second material is not an IR sensitive material.

10. The semiconductor device of claim 1 , wherein:

the first material is a piezoelectric material; and

the second material is not a piezoelectric material.

11. The semiconductor device of claim 1 , wherein:

the first material is a biosensitive material; and

the second material is not a biosensitive material.

12. The semiconductor device of claim 1 , wherein:

the first material is a polymer; and

the second material is not a polymer.

13. A semiconductor device, comprising:

an interconnect structure disposed over a semiconductor substrate;

a dielectric structure disposed over the interconnect structure;

a first cavity disposed in the dielectric structure;

a second cavity disposed in the dielectric structure and laterally spaced from the first cavity;

a microelectromechanical system (MEMS) substrate disposed over the dielectric structure, wherein the MEMS substrate comprises a first movable membrane overlying the first cavity and a second movable membrane overlying the second cavity;

a sensing structure overlying the first movable membrane and the first cavity, wherein a physical property of the sensing structure changes in response to an external stimulus; and

a passivation layer disposed over the MEMS substrate, wherein the sensing structure vertically separates a first bottom surface of the passivation layer from an upper surface of the first movable membrane, wherein a second bottom surface of the passivation layer overlies the second movable membrane and is disposed vertically between the first bottom surface and the upper surface of the first movable membrane, wherein the passivation layer directly contacts an upper surface of the sensing structure and an upper surface of the second movable membrane.

14. The semiconductor device of claim 13 , wherein:

the sensing structure has a first chemical composition; and

the passivation layer has a second chemical composition that is different than the sensing structure.

15. The semiconductor device of claim 13 , further comprising:

a fluid communication channel disposed in the dielectric structure, wherein the fluid communication channel extends laterally between the first cavity and the second cavity, such that the first cavity and the second cavity are in fluid communication.

16. The semiconductor device of claim 15 , further comprising:

a vent hole disposed in the MEMS substrate, wherein the vent hole extends vertically from the fluid communication channel through an uppermost surface of the MEMS substrate; and

a plug disposed over the MEMS substrate and covering the vent hole, wherein the passivation layer is a continuous layer that covers both the sensing structure and the plug.

17. A semiconductor device, comprising:

a first microelectromechanical system (MEMS) device over a semiconductor substrate, wherein the first MEMS device comprises a first movable membrane overlying a first cavity and a first sensing layer overlying and directly contacting the first movable membrane, wherein the first movable membrane is part of a MEMS substrate, wherein the first sensing layer is discrete from the MEMS substrate; and

a second MEMS device over the semiconductor substrate and laterally adjacent to the first MEMS device, wherein the second MEMS device comprises a second movable membrane overlying a second cavity and a second sensing layer overlying and directly contacting the second movable membrane, wherein the first sensing layer is different from the second sensing layer.

18. The semiconductor device of claim 17 , wherein the first sensing layer comprises a first material and the second sensing layer comprises a second material different from the first material.

19. The semiconductor device of claim 17 ,

wherein the second movable membrane is part of the MEMS substrate, wherein a top surface of the MEMS substrate is aligned with a horizontal line, wherein a bottom surface of the first sensing layer and a bottom surface of the second sensing layer are aligned with the horizontal line.

20. The semiconductor device of claim 17 , wherein the second sensing layer is discrete from the MEMS substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2023
From: CHEN, HSIANG-FU; HUNG, CHIA-MING; CHIU, I-HSUAN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 064495/0024 →
Continuity (3)
Division 16907607 · Jun 22, 2020
Provisional Application 62891489 · Aug 26, 2019
Related Publication 20230406695A1 · Dec 21, 2023
References Cited (28)
US 8716852B2 · Shu et al. · 2014 [cited by applicant]
US 9365416B2 · Shu et al. · 2016 [cited by applicant]
US 9567204B2 · Hung et al. · 2017 [cited by applicant]
US 9845236B2 · Yu et al. · 2017 [cited by applicant]
US 10441975B2 · Apte et al. · 2019 [cited by applicant]
US 20040086427A1 · Childers et al. · 2004 [cited by applicant]
US 20060044298A1 · Mignard et al. · 2006 [cited by applicant]
US 20090007679A1 · Nunez · 2009 [cited by examiner]
US 20110198970A1 · Martin et al. · 2011 [cited by applicant]
US 20130113810A1 · Ho et al. · 2013 [cited by applicant]
US 20140162393A1 · Yang · 2014 [cited by examiner]
US 20140227816A1 · Zhang · 2014 [cited by examiner]
US 20150211949A1 · Fujita et al. · 2015 [cited by applicant]
US 20150375991A1 · Schelling et al. · 2015 [cited by applicant]
US 20160009549A1 · Rothberg et al. · 2016 [cited by applicant]
US 20160341616A1 · Classen · 2016 [cited by examiner]
US 20170284951A1 · Pindl et al. · 2017 [cited by applicant]
US 20170313579A1 · Ghidoni et al. · 2017 [cited by applicant]
US 20170325081A1 · Chrisikos et al. · 2017 [cited by applicant]
US 20180299622A1 · Menard et al. · 2018 [cited by applicant]
US 20190043920A1 · Berger et al. · 2019 [cited by applicant]
US 20190382263A1 · Classen · 2019 [cited by examiner]
CN 102169249A · 2011 [cited by applicant]
U.S. Appl. No. 15/930,570, filed May 13, 2020. [cited by applicant]
Xu et al. “Designing a Practical Access Point Association Protocol.” IEEE 2010 Proceedings Infocom, published on May 6, 2010. [cited by applicant]
Non-Final Office Action dated Dec. 9, 2022 for U.S. Appl. No. 16/907,607. [cited by applicant]
Final Office Action dated May 4, 2023 for U.S. Appl. No. 16/907,607. [cited by applicant]
Notice of Allowance dated Sep. 20, 2023 for U.S. Appl. No. 16/907,607. [cited by applicant]