IP Library › Granted Patent US 12,307,111
Granted Patent B2
US 12,307,111 · App. 18/526,634 · Granted May 20, 2025

Block family-based error avoidance for memory devices

Inventors: Michael Sheperek (Longmont, CO); Kishore Kumar Muchherla (San Jose, CA); Mustafa N. Kaynak (San Diego, CA); Vamsi Pavan Rayaprolu (Santa Clara, CA); Bruce A. Liikanen (Berthoud, CO); Peter Feeley (Boise, ID); Larry J. Koudele (Erie, CO); Shane Nowell (Boise, ID); Steven Michael Kientz (Westminster, CO)
Assignee: Micron Technology, Inc.
G06F3/064G06F3/0604G06F3/0659G06F3/0673G06F12/10G11C16/26G06F2212/1041G11C16/0483
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,307,111
App. No.
18/526,634
Granted
May 20, 2025
Kind
B2
Abstract

An example memory sub-system includes a memory device and a processing device, operatively coupled to the memory device. The processing device is configured to initialize a block family associated with a memory device; initialize a timeout associated with the block family; initializing a low temperature and a high temperature using a reference temperature at the memory device; responsive to programming a block residing on the memory device, associate the block with the block family; and responsive to at least one of: detecting expiration of the timeout or determining that a difference between the high temperature and the low temperature is greater than or equal to a specified threshold temperature value, close the block family.

Claims (52)

1. A system comprising:

a memory device; and

a processing device, operatively coupled to the memory device, the processing device to:

associate, with a first threshold voltage offset bin, a current block family associated with the memory device;

responsive to programming a first block residing on the memory device, associate the first block with the current block family;

associate the current block family with a second threshold voltage offset bin; and

read, using a threshold voltage offset associated with the second threshold voltage offset bin, data from a second block of the current block family.

2. The system of claim 1 , wherein associating the block with the current block family further comprises:

appending, to block family metadata, a record associating the first block with the current block family.

3. The system of claim 2 , wherein the block family metadata comprises a first table including a plurality of records, wherein a record of the plurality of records associates the first block with the current block family.

4. The system of claim 2 , wherein the block family metadata comprises a second table including a plurality of records, wherein each record of the plurality of records associates a plurality of dies of the current block family with respective threshold voltage offset bins.

5. The system of claim 2 , wherein the block family metadata comprises a third table including a plurality of records, wherein each record of the plurality of records associates a corresponding threshold voltage offset bin with one or more threshold voltages to be applied to respective base voltage read levels for performing read operations.

6. The system of claim 1 , wherein the processing device is further to:

initialize a low temperature and a high temperature using a reference temperature at the memory device;

responsive to determining that a difference between the high temperature and the low temperature is greater than or equal to a specified threshold temperature value, close the current block family.

7. The system of claim 6 , wherein the processing device is further to:

receive a second reference temperature of the current block family;

responsive to determining that the second reference temperature is greater than or equal to the high temperature, update the high temperature to store the second reference temperature; and

responsive to determining that the second reference temperature falls below the low temperature, update the low temperature to store the second reference temperature.

8. The system of claim 6 , wherein the processing device is further to:

responsive to closing the current block family, initialize a new block family.

9. The system of claim 1 , wherein the current block family comprises a plurality of blocks that have been programmed within at least one of: a specified time window or a specified temperature window.

10. A method, comprising:

associating, by a processing device, with a first threshold voltage offset bin, a current block family associated with a memory device;

responsive to programming a first block residing on the memory device, associating the first block with the current block family;

associating the current block family with a second threshold voltage offset bin; and

reading, using a threshold voltage offset associated with the second threshold voltage offset bin, data from a second block of the current block family.

11. The method of claim 10 , wherein associating the block with the current block family further comprises:

appending, to block family metadata, a record associating the first block with the current block family.

12. The method of claim 10 , further comprising:

initializing a low temperature and a high temperature using a reference temperature at the memory device;

responsive to determining that a difference between the high temperature and the low temperature is greater than or equal to a specified threshold temperature value, closing the current block family.

13. The method of claim 12 , further comprising:

responsive to closing the current block family, initializing a new block family.

14. The method of claim 10 , wherein the current block family comprises a plurality of blocks that have been programmed within at least one of: a specified time window or a specified temperature window.

15. A computer-readable non-transitory storage medium comprising executable instructions that, when executed by a processing device, cause the processing device to:

associate, with a first threshold voltage offset bin, a current block family associated with a memory device;

responsive to programming a first block residing on the memory device, associate the first block with the current block family;

associate the current block family with a second threshold voltage offset bin; and

read, using a threshold voltage offset associated with the second threshold voltage offset bin, data from a second block of the current block family.

16. The computer-readable non-transitory storage medium of claim 15 , wherein associating the block with the current block family further comprises:

appending, to block family metadata, a record associating the first block with the current block family.

17. The computer-readable non-transitory storage medium of claim 15 , further comprising executable instructions that, when executed by the processing device, cause the processing device to:

initialize a low temperature and a high temperature using a reference temperature at the memory device;

responsive to determining that a difference between the high temperature and the low temperature is greater than or equal to a specified threshold temperature value, close the current block family.

18. The computer-readable non-transitory storage medium of claim 17 , further comprising executable instructions that, when executed by the processing device, cause the processing device to:

receive a second reference temperature of the current block family;

responsive to determining that the second reference temperature is greater than or equal to the high temperature, update the high temperature to store the second reference temperature; and

responsive to determining that the second reference temperature falls below the low temperature, update the low temperature to store the second reference temperature.

19. The computer-readable non-transitory storage medium of claim 17 , further comprising executable instructions that, when executed by the processing device, cause the processing device to:

responsive to closing the current block family, initialize a new block family.

20. The computer-readable non-transitory storage medium of claim 15 , wherein the current block family comprises a plurality of blocks that have been programmed within at least one of: a specified time window or a specified temperature window.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2023
From: SHEPEREK, MICHAEL; MUCHHERLA, KISHORE KUMAR; KAYNAK, MUSTAFA N.; RAYAPROLU, VAMSI PAVAN; LIIKANEN, BRUCE A.; FEELEY, PETER; KOUDELE, LARRY J.; NOWELL, SHANE; KIENTZ, STEVEN MICHAEL
To: MICRON TECHNOLOGY, INC.
Reel/Frame 065736/0904 →
Continuity (4)
Continuation 17542943 · Dec 6, 2021
Continuation 16800221 · Feb 25, 2020
Provisional Application 62950341 · Dec 19, 2019
Related Publication 20240111445A1 · Apr 4, 2024
References Cited (27)
US 9021181B1 · Rotbard et al. · 2015 [cited by applicant]
US 9437320B1 · Nguyen et al. · 2016 [cited by applicant]
US 11231863B2 · Sheperek · 2022 [cited by examiner]
US 11886726B2 · Sheperek · 2024 [cited by examiner]
US 20120173841A1 · Meier et al. · 2012 [cited by applicant]
US 20140286102A1 · Wu et al. · 2014 [cited by applicant]
US 20140293696A1 · Lin et al. · 2014 [cited by applicant]
US 20140334228A1 · Kim et al. · 2014 [cited by applicant]
US 20150117107A1 · Sun et al. · 2015 [cited by applicant]
US 20150339057A1 · Choi et al. · 2015 [cited by applicant]
US 20160118129A1 · Muchherla et al. · 2016 [cited by applicant]
US 20160124641A1 · Kim et al. · 2016 [cited by applicant]
US 20160328183A1 · Hsieh · 2016 [cited by applicant]
US 20170255403A1 · Sharon et al. · 2017 [cited by applicant]
US 20170271031A1 · Sharon et al. · 2017 [cited by applicant]
US 20190004734A1 · Kirshenbaum et al. · 2019 [cited by applicant]
US 20200073804A1 · Moon et al. · 2020 [cited by applicant]
US 20200117590A1 · Brandt · 2020 [cited by applicant]
US 20200142799A1 · Hiruta · 2020 [cited by applicant]
US 20210026718A1 · Huang · 2021 [cited by applicant]
US 20210134378A1 · Papandreou et al. · 2021 [cited by applicant]
US 20210191617A1 · Sheperek et al. · 2021 [cited by applicant]
CN 110010184A · 2019 [cited by applicant]
CN 110998735A · 2020 [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/US2020/065781, mailed Jun. 30, 2022, 7 Pages. [cited by applicant]
International Search Report and Written Opinion for International Application No. PCT/US2020/065781, mailed Apr. 5, 2021, 8 Pages. [cited by applicant]
Office Action for Chinese Patent Application No. CN202110428522, mailed Dec. 14, 2023, 8 Pages. [cited by applicant]