IP Library › Granted Patent US 12,328,894
Granted Patent B2
US 12,328,894 · App. 18/638,337 · Granted Jun 10, 2025

Nitride semiconductor device

Inventors: Daisuke Shibata (Kyoto, JP); Satoshi Tamura (Osaka, JP); Masahiro Ogawa (Osaka, JP)
Assignee: PANASONIC HOLDINGS CORPORATION
H10D30/477H10D30/478H10D30/66H10D62/824H10D62/8503
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,328,894
App. No.
18/638,337
Granted
Jun 10, 2025
Kind
B2
Abstract

A nitride semiconductor device includes: a substrate; an n-type drift layer; a p-type blocking layer; a gate opening which penetrates through the blocking layer to the drift layer; an electron transport layer and an electron supply layer provided on an inner face of the gate opening; a gate electrode above the electron supply layer and covering the gate opening; a source opening penetrating through the electron supply layer and the electron transport layer to the blocking layer; a source electrode covering the source opening, the source electrode being connected to the electron supply layer, the electron transport layer, and the blocking layer; and a drain electrode on a side of the substrate opposite from a side on which the blocking layer is located. A bottom face of the gate electrode is closer to the drain electrode than a bottom face of the blocking layer is.

Claims (23)

1. A nitride semiconductor device, comprising:

a substrate;

a first nitride semiconductor layer above the substrate, the first nitride semiconductor layer being of an n-type;

a second nitride semiconductor layer above the first nitride semiconductor layer, the second nitride semiconductor layer being of a p-type;

a gate electrode covering a first opening which penetrates through the second nitride semiconductor layer to the first nitride semiconductor layer; and

a drain electrode on a side of the substrate opposite from a side of the substrate on which the first nitride semiconductor layer is located,

wherein the gate electrode includes

a third nitride semiconductor layer and a metal layer including a metal material, in the stated order from a side on which the substrate is located, and

wherein a bottom face of the third nitride semiconductor layer is closer to the drain electrode than a bottom face of the second nitride semiconductor layer is.

2. The nitride semiconductor device according to claim 1 , further comprising:

an electron transport layer and an electron supply layer disposed on an inner face of the first opening, in the stated order from a side on which the substrate is located,

wherein the third nitride semiconductor layer is disposed between the metal layer and the electron supply layer.

3. The nitride semiconductor device according to claim 2 , further comprising:

a source electrode covering a second opening, the source electrode being connected to the electron supply layer, the electron transport layer, and the second nitride semiconductor layer, the second opening being at a position distanced from the first opening and penetrating through the electron supply layer and the electron transport layer to the second nitride semiconductor layer.

4. The nitride semiconductor device according to claim 1 , further comprising:

a high-resistance layer covering an end face of the second nitride semiconductor layer, the high-resistance layer being on an inner face of the first opening and having a resistance higher than a resistance of the second nitride semiconductor layer,

wherein the high-resistance layer does not cover at least a portion of a bottom of the first opening.

5. The nitride semiconductor device according to claim 2 , further comprising:

a high-resistance layer between the second nitride semiconductor layer and the electron transport layer on the inner face of the first opening, the high-resistance layer having a resistance higher than a resistance of the second nitride semiconductor layer,

wherein the high-resistance layer does not cover at least a portion of a bottom of the first opening.

6. The nitride semiconductor device according to claim 3 , further comprising:

a high-resistance layer between the second nitride semiconductor layer and the electron transport layer on the inner face of the first opening, the high-resistance layer having a resistance higher than a resistance of the second nitride semiconductor layer,

wherein the high-resistance layer does not cover at least a portion of a bottom of the first opening.

Priority Claims (1)
JP 2018-245063 · Dec 27, 2018 · national
Continuity (2)
Continuation 17414253
Related Publication 20240266431A1 · Aug 8, 2024
References Cited (11)
US 11990542B2 · Shibata · 2024 [cited by examiner]
US 20060220060A1 · Nakata et al. · 2006 [cited by applicant]
US 20120181548A1 · Okada et al. · 2012 [cited by applicant]
US 20160329421A1 · Shibata et al. · 2016 [cited by applicant]
JP 2006286942A · 2006 [cited by applicant]
JP 2011155221A · 2011 [cited by applicant]
JP 4916671B2 · 2012 [cited by applicant]
International Search Report and Written Opinion issued in International Patent Application No. PCT/JP2019/046003, dated Feb. 10, 2020; with partial English translation. [cited by applicant]
H .-C. Chiu et al., “Effect of various Fe-doped AlGaN buffer layer of AlGaN/GaN H EMTs on Si substrate,” J. Vac. Sci. Technol. B 35( 4), 041205, Jul./Aug. 2017. (Year: 2017). [cited by applicant]
Non-Final Office Action dated Sep. 28, 2023 issued in U.S. Appl. No. 17/414,253. [cited by applicant]
Notice of Allowance dated Jan. 25, 2024 issued in U.S. Appl. No. 17/414,253. [cited by applicant]