IP Library › Granted Patent US 12,334,421
Granted Patent B2
US 12,334,421 · App. 17/448,324 · Granted Jun 17, 2025

Thermally enhanced electronic packages for GaN power integrated circuits

Inventors: Daniel M. Kinzer (El Segundo, CA); Jason Zhang (Monterey Park, CA); Thomas Ribarich (Laguna Beach, CA)
Assignee: Navitas Semiconductor Limited
H01L23/49575H01L24/48H01L24/73H01L25/16H01L2224/48245H01L2224/73265H01L2924/1033H01L2924/1425
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,334,421
App. No.
17/448,324
Granted
Jun 17, 2025
Kind
B2
Abstract

An electronic power conversion component includes an electrically conductive package base comprising a source terminal, a drain terminal, at least one I/O terminal and a die-attach pad wherein the source terminal is electrically isolated from the die-attach pad. A GaN-based semiconductor die is secured to the die attach pad and includes a power transistor having a source and a drain, wherein the source is electrically coupled to the source terminal and the drain is electrically coupled to the drain terminal. A plurality of wirebonds electrically couple the source to the source terminal and the drain to the drain terminal. An encapsulant is formed over the GaN-based semiconductor die, the plurality of wirebonds and at least a top surface of the package base.

Claims (35)

1. An electronic device comprising:

a die-attach pad, at least one drain terminal, at least one source terminal and at least one gate terminal; and

a gallium nitride (GaN) semiconductor substrate including a transistor formed therein, the transistor including a gate, a drain and a source, wherein:

the GaN semiconductor substrate is electrically connected to the die-attach pad;

the gate is directly electrically connected to the at least one gate terminal;

the drain is directly electrically connected to the at least one drain terminal; and

the source is directly electrically connected to the at least one source terminal, wherein the at least one source terminal is directly electrically connected to one or more current sense resistors.

2. The electronic device of claim 1 wherein the die-attach pad is arranged to be coupled to a ground potential.

3. The electronic device of claim 1 wherein the die-attach pad, the at least one drain terminal, the at least one source terminal and the at least one gate terminal are electrically isolated from each other.

4. The electronic device of claim 1 wherein at least a portion of the GaN semiconductor substrate is covered by an encapsulant.

5. The electronic device of claim 4 wherein the encapsulant covers at least a portion of the die-attach pad, the at least one gate terminal, the at least one drain terminal and the at least one source terminal.

6. The electronic device of claim 1 wherein the at least one source terminal is directly electrically coupled to the one or more current sense resistors via wirebonds, metallic clips, vias, or conductive epoxy.

7. The electronic device of claim 1 wherein the GaN semiconductor substrate includes one or more layers of GaN formed on a layer of silicon.

8. A device comprising:

at least one die-attach terminal, at least one drain terminal, at least one source terminal and at least one gate terminal; and

a gallium nitride (GaN) semiconductor substrate including at least one transistor having at least one gate, at least one drain and at least one source, wherein:

the GaN semiconductor substrate is electrically and physically connected to the at least one die-attach terminal;

the at least one gate is directly electrically connected to the at least one gate terminal;

the at least one drain is directly electrically connected to the at least one drain terminal; and

the at least one source is directly electrically connected to the at least one source terminal and is directly electrically connected to one or more current sense resistors.

9. The device of claim 8 wherein the at least one die-attach terminal is arranged to be connected to a ground potential.

10. The device of claim 8 wherein the at least one die-attach terminal, the at least one drain terminal, the at least one source terminal and the at least one gate terminal are electrically isolated from each other.

11. The device of claim 8 further comprising an encapsulant that covers at least a portion of the GaN substrate.

12. The device of claim 11 wherein the encapsulant covers at least a portion of the at least one die-attach terminal, the at least one drain terminal, and the at least one source terminal.

13. The device of claim 8 wherein the at least one source terminal is directly electrically coupled to the one or more current sense resistors via wirebonds, metallic clips, vias, or conductive epoxy.

14. The device of claim 8 wherein the GaN semiconductor substrate includes one or more layers of GaN formed on a layer of silicon.

15. An electronic package comprising:

a plurality of external terminals including a ground terminal, a drain terminal, a source terminal and a gate terminal; and

a gallium nitride (GaN) die including at least one transistor having a drain contact, a source contact and a gate contact, the GaN die electrically and physically connected to the ground terminal, wherein the drain contact is directly electrically coupled to the drain terminal, the source contact is directly electrically coupled to the source terminal and the gate contact is directly electrically coupled to the gate terminal, and wherein the source terminal is directly electrically coupled to one or more current sense resistors; and

an encapsulant disposed between each of the plurality of external terminals.

16. The electronic package of claim 15 wherein the ground terminal is arranged to be connected to a ground potential.

17. The electronic package of claim 15 wherein the ground terminal, the drain terminal, the source terminal and the gate terminal are electrically isolated from each other.

18. The electronic package of claim 15 wherein the encapsulant covers at least a portion of the GaN die.

19. The electronic package of claim 15 wherein the source terminal is directly electrically coupled to the one or more current sense resistors via wirebonds, metallic clips, vias, or conductive epoxy.

20. The electronic package of claim 15 wherein the GaN die includes one or more layers of GaN formed on a layer of silicon.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 21, 2021
From: KINZER, DANIEL M.; ZHANG, JASON; RIBARICH, THOMAS
To: NAVITAS SEMICONDUCTOR LIMITED
Reel/Frame 057551/0178 →
Continuity (3)
Continuation 17169304 · Feb 5, 2021
Provisional Application 63077526 · Sep 11, 2020
Related Publication 20220102251A1 · Mar 31, 2022
References Cited (44)
US 6396137B1 · Klughart · 2002 [cited by applicant]
US 7250672B2 · Cerezo et al. · 2007 [cited by applicant]
US 9214415B2 · Denison et al. · 2015 [cited by applicant]
US 9659845B2 · Fernando et al. · 2017 [cited by applicant]
US 9929079B2 · Kinzer · 2018 [cited by applicant]
US 10355475B2 · Kinzer · 2019 [cited by applicant]
US 11145579B1 · Kinzer et al. · 2021 [cited by applicant]
US 11652062B2 · Parto · 2023 [cited by applicant]
US 20040227547A1 · Shiraishi · 2004 [cited by examiner]
US 20050274977A1 · Saito · 2005 [cited by examiner]
US 20110156170A1 · Micciche · 2011 [cited by applicant]
US 20140290963A1 · Segura et al. · 2014 [cited by applicant]
US 20140306332A1 · Denison et al. · 2014 [cited by applicant]
US 20160049786A1 · Kinzer · 2016 [cited by examiner]
US 20160064313A1 · Denison et al. · 2016 [cited by applicant]
US 20160087586A1 · Szymanowski · 2016 [cited by examiner]
US 20160247751A1 · Kinzer · 2016 [cited by applicant]
US 20170194237A1 · Kinzer · 2017 [cited by applicant]
US 20180248521A1 · Min · 2018 [cited by examiner]
US 20190140598A1 · Schultz et al. · 2019 [cited by applicant]
US 20190245072A1 · Jeon et al. · 2019 [cited by applicant]
CN 106663669A · 2017 [cited by applicant]
CN 110168718A · 2019 [cited by applicant]
TW 200830549A · 2008 [cited by applicant]
TW I376780B · 2012 [cited by applicant]
TW 201526180A · 2015 [cited by applicant]
TW I562324B · 2016 [cited by applicant]
“Definition of Regulator and Regulate”, merriam-webster.com, 2022, 2 pages. [cited by applicant]
U.S. Appl. No. 17/169,320, “Final Office Action”, Jan. 6, 2023, 7 pages. [cited by applicant]
U.S. Appl. No. 17/169,320, “Non-Final Office Action”, Aug. 18, 2022, 13 pages. [cited by applicant]
CN202110286323.1, “Office Action”, Sep. 19, 2022, 15 pages. [cited by applicant]
TW110109631, “Notice of Decision to Grant”, Dec. 5, 2022, 2 pages. [cited by applicant]
TW110109631, “Office Action”, Jul. 18, 2022, 9 pages. [cited by applicant]
U.S. Appl. No. 17/169,320, “Advisory Action”, Feb. 7, 2022, 7 pages. [cited by applicant]
U.S. Appl. No. 17/169,320, “Final Office Action”, Nov. 26, 2021, 12 pages. [cited by applicant]
International Rectifier's iPOWIR™'s Full Function Power Stage Plus Control IC Reduces Space and Simplifies Design Of High Efficiency POL Buck Converters, iPOWIR, printed from http://www.irf.com/pressroom/pressreleases/n… [cited by applicant]
Non-Final Office Action for U.S. Appl. No. 15/050,338, mailed Dec. 2, 2016, 8 pages. [cited by applicant]
Restriction Requirementf or U.S. Appl. No. 15/050,338, mailed Sep. 28, 2016, 6 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 15/465,433, mailed Nov. 13, 2017, 8 pages. [cited by applicant]
Non Final Office Action for U.S. Appl. No. 17/169,304, mailed Apr. 9, 2021, 9 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/169,304, mailed Jul. 28, 2021, 7 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/169,304, mailed Sep. 9, 2021, 7 pages. [cited by applicant]
Non-Final Office Action for U.S. Appl. No. 17/169,320, mailed Jul. 15, 2021, 13 pages. [cited by applicant]
Office Action (Notice of Allowance and Fees Due (PTOL-85)) dated Apr. 15, 2025 for U.S. Appl. No. 18/339,123 (pp. 1-8). [cited by applicant]