IP Library Granted Patent US 12,341,069
Granted Patent B2
US 12,341,069 · App. 18/443,562 · Granted Jun 24, 2025

Backside metal patterning die singulation system and related methods

Inventor: Michael J. Seddon (Gilbert, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L21/78H01L21/0274H01L21/268H01L21/32H01L21/32051H01L21/32131H01L22/20H01L23/544H01L2223/5446
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,341,069
App. No.
18/443,562
Granted
Jun 24, 2025
Kind
B2
Abstract

Implementations of methods of singulating a plurality of die included in a substrate may include forming a plurality of die on a first side of a substrate, forming a backside metal layer on a second side of a substrate, applying a photoresist layer over the backside metal layer, patterning the photoresist layer along a die street of the substrate, and etching through the backside metal layer located in the die street of the substrate. The substrate may be exposed through the etch. The method may also include singulating the plurality of die included in the substrate through removing a substrate material in the die street.

Claims (42)

1. A method of aligning a silicon carbide substrate, the method comprising:

forming a plurality of die on a first side of the silicon carbide substrate;

forming an edge ring on a second side of the silicon carbide substrate;

forming a backside metal layer on the second side of the silicon carbide substrate;

applying a photoresist layer over the backside metal layer; and

aligning the silicon carbide substrate from the second side of the silicon carbide substrate using a plurality of alignment features comprised one of in the edge ring or on the photoresist layer.

2. The method of claim 1 , further comprising:

patterning the photoresist layer along a die street of the silicon carbide substrate;

etching through the backside metal layer located in the die street of the silicon carbide substrate, wherein the silicon carbide substrate is exposed through the etching; and

singulating the plurality of die comprised in the silicon substrate through removing substrate material in the die street.

3. The method of claim 1 , wherein the plurality of alignment features are formed on the photoresist layer.

4. The method of claim 1 , wherein the silicon carbide substrate is thinned to 75 micrometers thick.

5. The method of claim 1 , wherein the backside metal layer is 10 micrometers thick.

6. The method of claim 1 , further comprising thinning the edge ring prior to aligning the silicon carbide substrate.

7. The method of claim 1 , wherein removing substrate material in a die street further comprises plasma etching.

8. A method of aligning a substrate, the method comprising:

forming a plurality of power semiconductor die on a first side of the substrate;

forming an edge ring on a second side of the substrate;

forming a backside metal layer on the second side of the substrate;

applying a photoresist layer over the backside metal layer; and

aligning the substrate from the second side of the substrate using a plurality of alignment features comprised one of in the edge ring or on the photoresist layer.

9. The method of claim 8 , further comprising forming a seed layer over the second side of the substrate.

10. The method of claim 8 , wherein the plurality of alignment features are formed on the photoresist layer.

11. The method of claim 8 , wherein the plurality of power semiconductor die comprise one of an IGBT, a MOSFET, or both the IGBT and the MOSFET.

12. The method of claim 8 , wherein the backside metal layer is 10 micrometers thick.

13. The method of claim 8 , further comprising thinning the edge ring prior to aligning the substrate.

14. A method of singulating a plurality of die comprised in a substrate, the method comprising:

forming a plurality of die on a first side of the substrate;

forming a seed layer on a second side of the substrate opposite the first side of the substrate;

applying a photoresist layer over the seed layer;

aligning the substrate from the second side of the substrate using a plurality of alignment features one of in a periphery of the substrate or on the photoresist layer;

patterning the photoresist layer;

forming a backside metal layer over the seed layer;

removing the photoresist layer;

singulating the plurality of die comprised in the substrate through removing substrate material in a die street and through removing the seed layer in the die street; and

remote plasma healing a sidewall of each singulated die.

15. The method of claim 14 , wherein the plurality of alignment features are formed on the photoresist layer.

16. The method of claim 14 , wherein the substrate is a silicon carbide substrate.

17. The method of claim 14 , wherein the backside metal layer is 10 micrometers thick.

18. The method of claim 14 , wherein the substrate is thinned to less than 50 microns thick.

19. The method of claim 14 , wherein removing substrate material in the die street further comprises plasma etching.

20. The method of claim 14 , wherein the plurality of die comprise a plurality of power semiconductor die.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2024
From: SEDDON, MICHAEL J.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 066479/0884 →
Continuity (5)
Continuation 18153133 · Jan 11, 2023
Continuation 17216167 · Mar 29, 2021
Continuation 16505878 · Jul 9, 2019
Provisional Application 62796659 · Jan 25, 2019
Related Publication 20240186182A1 · Jun 6, 2024
References Cited (29)
US 8450188B1 · Lindsey, Jr. · 2013 [cited by applicant]
US 9640497B1 · Lin et al. · 2017 [cited by applicant]
US 10964596B2 · Seddon · 2021 [cited by applicant]
US 11581223B2 · Seddon · 2023 [cited by applicant]
US 11929285B2 · Seddon · 2024 [cited by examiner]
US 20080242052A1 · Feng · 2008 [cited by examiner]
US 20130175671A1 · Renaud et al. · 2013 [cited by applicant]
US 20140094018A1 · Falvo et al. · 2014 [cited by applicant]
US 20150069591A1 · Fischer et al. · 2015 [cited by applicant]
US 20150108612A1 · Numaguchi · 2015 [cited by examiner]
US 20150145149A1 · Wachter et al. · 2015 [cited by applicant]
US 20170110329A1 · Carmelo · 2017 [cited by examiner]
US 20170294391A1 · Lin et al. · 2017 [cited by applicant]
US 20180012857A1 · Lin · 2018 [cited by examiner]
US 20190013242A1 · Molla et al. · 2019 [cited by applicant]
US 20190171120A1 · Sanchez-Fabres Cobaleda et al. · 2019 [cited by applicant]
US 20190326255A1 · Olson et al. · 2019 [cited by applicant]
US 20200152545A1 · Kurokawa et al. · 2020 [cited by applicant]
US 20200243391A1 · Seddon · 2020 [cited by applicant]
US 20210060924A1 · Utsumi · 2021 [cited by applicant]
US 20210328138A1 · Aggarwal et al. · 2021 [cited by applicant]
Zhao, D., et al. “Influence of SIC chip thickness on the power cycling capability of Power Electronics Assemblies—a comprehensive numerical study.” Microelectronics Reliability, vol. 150, Nov. 2023, p. 115091, https://d… [cited by examiner]
Hsieh, Chi-Hsiang, et al. “Recent advances in silicon carbide chemical mechanical polishing technologies.” Micromachines, vol. 13, No. 10, Oct. 16, 2022, p. 1752, https://doi.org/10.3390/mi13101752. (Year: 2022). [cited by examiner]
Gupta, S. et al., Ultra-thin Chips for High-performance Flexible Electronics. npj Flex Electron 2, 8 (2018). https://doi .org/10.1038/s41528-018-0021-5 . (Year: 2018). [cited by applicant]
Tong, G. et al., Flexible Hybrid Electronics: Review and Challenges, 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, 2018, pp. 1-5, doi: 10.1109/ISCAS.2018.8351806. (Year: 2018). [cited by applicant]
Marinov, V., Back-End Chip Technology for Flexible Hybrid Electronics: Challenges and Solutions, Flexible Electronics and Material Track, ETCMOS 2016, Montreal May 25-27, 2016. (Year: 2016). [cited by applicant]
Lei, W-S et al., Die Singulation Technologies for Advanced Packaging: A Critical Review, Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, … [cited by applicant]
Definition of ‘in’ downloaded from URL <https://www.merriam-webster.com/dictionary/in> on Aug. 13, 2023. (Year: 2023). [cited by applicant]
Definition of ‘on’ downloaded from URL <https://www.merriam-webster.com/dictionary/on> on Aug. 13, 2023. (Year: 2023). [cited by applicant]