IP Library Granted Patent US 12,345,739
Granted Patent B2
US 12,345,739 · App. 18/609,105 · Granted Jul 1, 2025

Semiconductor test apparatus and semiconductor test method

Inventors: Yoshiyuki Ueda (Tokyo, JP); Takaya Noguchi (Tokyo, JP)
Assignee: Mitsubishi Electric Corporation
G01R1/07342G01R31/2601G01R31/2886H01L22/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,345,739
App. No.
18/609,105
Granted
Jul 1, 2025
Kind
B2
Abstract

A semiconductor test apparatus includes a chuck top on which a semiconductor wafer is mounted, and contact probes that contact measurement points of semiconductor chips formed on the semiconductor wafer, the chuck top includes a conductor that contacts a lower surface of the semiconductor wafer, a mounting table arranged below the conductor, and a first vacuum tube and a second vacuum tube connected to the mounting table, the conductor has a plurality of suction holes that are arranged in a spiral form in top view, in the mounting table, a flow pass communicating with the plurality of suction holes and having a spiral form in top view, the first vacuum tube is connected to an inner circumference portion of the flow pass, and the second vacuum tube is connected to an outer circumference portion of the flow pass.

Claims (29)

1. A semiconductor test apparatus comprising:

a chuck top on which a semiconductor wafer is mounted; and

contact probes that contact measurement points of semiconductor chips formed on the semiconductor wafer, wherein

the chuck top includes a conductor that contacts a lower surface of the semiconductor wafer, a mounting table arranged below the conductor, and a vacuum tube connected to the mounting table,

the conductor has a plurality of suction holes arranged in a spiral form in top view,

in the mounting table, a flow pass communicating with the plurality of suction holes and having a spiral form in top view is formed,

the vacuum tube is connected to an inner circumference portion of the flow pass, and

cross-sectional shapes of the flow pass are larger on an outer circumferential side than on an inner circumferential side.

2. The semiconductor test apparatus according to claim 1 , wherein

sizes of the plurality of suction holes are larger on an outer circumferential side than on an inner circumferential side.

3. A semiconductor test method using the semiconductor test apparatus according to claim 1 , comprising the steps of:

(d) mounting the semiconductor wafer on the chuck top;

(e) sucking the semiconductor wafer by the vacuum tube; and

(f) bringing the contact probes into contact with the measurement portions of the semiconductor chips to measure electrical characteristics of the semiconductor chips.

4. A semiconductor test apparatus comprising:

a chuck top on which a semiconductor wafer is mounted; and

contact probes that contact measurement points of semiconductor chips formed on the semiconductor wafer, wherein

the chuck top includes a conductor that contacts a lower surface of the semiconductor wafer, a mounting table arranged below the conductor, and a vacuum tube connected to the mounting table,

the conductor has a plurality of suction holes,

in the mounting table, a cavity extends continuously across an upper surface of the mounting table and adjacent to the plurality of suction holes to communicate with the plurality of suction holes, and

the vacuum tube communicates with the plurality of suction holes through the cavity.

5. The semiconductor test apparatus according to claim 4 , wherein

the mounting table has a tapered shape in which a lower end portion is thinner than an upper end portion in cross-sectional view.

6. A semiconductor test method using the semiconductor test apparatus according to claim 4 , comprising the steps of:

(d) mounting the semiconductor wafer on the chuck top;

(e) sucking the semiconductor wafer by the vacuum tube; and

(f) bringing the contact probes into contact with the measurement portions of the semiconductor chips to measure electrical characteristics of the semiconductor chips.

7. The semiconductor test apparatus according to claim 4 , wherein

the conductor has a planar upper surface portion that includes the plurality of suction holes, the planar upper surface portion being configured to hold and directly contact the lower surface of the semiconductor wafer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2024
From: UEDA, YOSHIYUKI; NOGUCHI, TAKAYA
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 066820/0396 →
Priority Claims (1)
JP 2021-014321 · Feb 1, 2021 · national
Continuity (2)
Division 17456682 · Nov 29, 2021
Related Publication 20240219426A1 · Jul 4, 2024
References Cited (11)
US 6084215A · Furuya et al. · 2000 [cited by applicant]
US 9347988B2 · Akiyama · 2016 [cited by examiner]
US 20050005702A1 · Osuga · 2005 [cited by applicant]
US 20150028907A1 · Shinohara · 2015 [cited by examiner]
US 20180252765A1 · Nagashima · 2018 [cited by applicant]
US 20220115252A1 · Noji · 2022 [cited by examiner]
JP 2014195016A · 2014 [cited by applicant]
JP 2015026765A · 2015 [cited by applicant]
JP 2017027974A · 2017 [cited by applicant]
JP 2017027974 · 2017 [cited by examiner]
An Office Action; “Notice of Reasons for Refusal,” mailed by the Japanese Patent Office on Jan. 30, 2024, which corresponds to Japanese Patent Application No. 2021-014321 and is related to U.S. Appl. No. 17/456,682; wit… [cited by applicant]