IP Library › Granted Patent US 12,374,493
Granted Patent B2
US 12,374,493 · App. 17/983,117 · Granted Jul 29, 2025

Multilayer ceramic electronic component

Inventors: Taek Jung Lee (Suwon-si, KR); Sang Moon Lee (Suwon-si, KR); Chang Ho Seo (Suwon-si, KR); Hwi Dae Kim (Suwon-si, KR); Chul Seung Lee (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/1272H01G4/012H01G4/2325H01G4/248H01G4/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,374,493
App. No.
17/983,117
Granted
Jul 29, 2025
Kind
B2
Abstract

A multilayer ceramic electronic component includes: a body including a dielectric layer and a plurality of internal electrodes stacked on each other having the dielectric layer interposed therebetween; and an external electrode disposed externally on the body and connected to one or more of the internal electrodes. The body includes a first region in contact with the external electrode and a second region not in contact with the external electrode, and R 1 /R 2 satisfies 3 to 15 in which R 1 indicates a surface roughness R a of the first region and R 2 indicates a surface roughness of the second region.

Claims (34)

1. A multilayer ceramic electronic component comprising:

a body including a dielectric layer and a plurality of internal electrodes stacked on each other having the dielectric layer interposed therebetween; and

an external electrode disposed externally on the body and connected to one or more of the plurality of internal electrodes,

wherein the body includes a first region in contact with the external electrode and a second region not in contact with the external electrode,

R 1 /R 2 satisfies 3 to 15 in which R 1 indicates a surface roughness Ra of the first region and R 2 indicates a surface roughness of the second region, and

R 1 is 0.3 to 1 μm.

2. The multilayer ceramic electronic component of claim 1 , wherein the first region has a regular irregularity pattern.

3. The multilayer ceramic electronic component of claim 2 , wherein the irregularity pattern is formed by irradiating a pulse laser to the first region.

4. The multilayer ceramic electronic component of claim 1 , wherein the first region of the body includes a semiconductor layer, and the semiconductor layer is in contact with the external electrode.

5. The multilayer ceramic electronic component of claim 1 , wherein the external electrode includes a nickel (Ni) plating layer and a tin (Sn) plating layer, and one of the nickel (Ni) plating layer and the tin (Sn) plating layer is the plating layer which is directly disposed on the first region.

6. The multilayer ceramic electronic component of claim 1 , wherein the multilayer ceramic electronic component has a thickness of 70 μm or less.

7. The multilayer ceramic electronic component of claim 1 , wherein a length of one side of the body has a value between −10% and +10% of (250+n*350) μm, a length of the other side of the body has a value between −10% and +10% of (250+m*350) μm, based on a direction in which the internal electrodes are stacked on each other, and “N” and “M” are natural numbers.

8. The multilayer ceramic electronic component of claim 1 , wherein the body includes a capacitance formation portion including the plurality of internal electrodes, and cover portions respectively disposed on top and bottom portions of the capacitance formation portion.

9. The multilayer ceramic electronic component of claim 8 , wherein the body further includes a plurality of dummy electrodes respectively disposed in the cover portions.

10. The multilayer ceramic electronic component of claim 1 , wherein among first and second surfaces of the body opposing each other based on a direction in which the internal electrodes are stacked on each other in the body, the external electrode extends only to the first surface.

11. The multilayer ceramic electronic component of claim 1 , wherein among first and second surfaces of the body opposing each other based on a direction in which the internal electrodes are stacked on each other in the body, the external electrode extends to the first and second surfaces of the body.

12. The multilayer ceramic electronic component of claim 1 , wherein among first and second surfaces of the body opposing each other based on a direction in which the internal electrodes are stacked on each other in the body, the external electrode includes first and second external electrodes each disposed only on the first surface, and

the first external electrode is connected to first internal electrode among the plurality of internal electrodes by a first connection electrode disposed through the body, and the second external electrode is connected to second internal electrode among the plurality of internal electrodes by a second connection electrode disposed through the body.

13. The multilayer ceramic electronic component of claim 12 , wherein the first and second internal electrodes are disposed opposing each other having the dielectric layer interposed therebetween, and

the first connection electrode is connected to the first internal electrode and insulated from the second internal electrode, and the second connection electrode is connected to the second internal electrode and insulated from the first internal electrode.

14. The multilayer ceramic electronic component of claim 1 , wherein R 2 is 0.1 μm or less.

15. A multilayer ceramic electronic component comprising:

a body including a dielectric layer and a plurality of internal electrodes stacked on each other having the dielectric layer interposed therebetween; and

an external electrode disposed on the body and connected to one or more of the plurality of internal electrodes,

wherein the body includes a first region having a plurality of groove portions, covered by the external electrode, spaced apart from each other, and each extending between opposing surfaces of the body,

R 1 /R 2 satisfies 3 to 15 in which R 1 indicates a surface roughness Ra of the first region and R 2 indicates a surface roughness of the second region, and

R 1 is 0.3 to 1 μm.

16. The multilayer ceramic electronic component of claim 15 , wherein a surface of the body having plurality of groove portions includes a semiconductor layer, and the semiconductor layer is in contact with the external electrode.

17. The multilayer ceramic electronic component of claim 15 , wherein the external electrode includes a plating layer.

18. The multilayer ceramic electronic component of claim 17 , wherein the external electrode includes a nickel (Ni) plating layer and a tin (Sn) plating layer, sequentially stacked on the body.

19. The multilayer ceramic electronic component of claim 15 , wherein the multilayer ceramic electronic component has a thickness of 70 μm or less.

20. The multilayer ceramic electronic component of claim 15 , wherein

R 2 is 0.1 μm or less.

21. The multilayer ceramic electronic component of claim 1 , wherein a plating layer of the external electrode is directly disposed on the first region which one or more of the plurality of internal electrodes extend from.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2022
From: LEE, TAEK JUNG; LEE, SANG MOON; SEO, CHANG HO; KIM, HWI DAE; LEE, CHUL SEUNG
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 061713/0301 →
Priority Claims (1)
KR 10-2021-0160461 · Nov 19, 2021 · national
Continuity (1)
Related Publication 20230162918A1 · May 25, 2023
References Cited (22)
US 9078359B2 · Otani · 2015 [cited by applicant]
US 10242789B2 · Maki et al. · 2019 [cited by applicant]
US 10971303B2 · Jang et al. · 2021 [cited by applicant]
US 10971305B2 · Tsutsumi et al. · 2021 [cited by applicant]
US 20060187612A1 · Yamane · 2006 [cited by examiner]
US 20090284897A1 · Itamura · 2009 [cited by examiner]
US 20130220696A1 · Otani · 2013 [cited by examiner]
US 20140151101A1 · Lee · 2014 [cited by examiner]
US 20160372255A1 · Maki · 2016 [cited by examiner]
US 20170040112A1 · Tanaka · 2017 [cited by examiner]
US 20180082787A1 · Hamamori et al. · 2018 [cited by applicant]
US 20180122575A1 · Jang · 2018 [cited by examiner]
US 20200066449A1 · Tsutsumi et al. · 2020 [cited by applicant]
US 20200126729A1 · Mizukami · 2020 [cited by examiner]
US 20200388439A1 · Togawa · 2020 [cited by examiner]
JP 2018049883A · 2018 [cited by applicant]
JP 6791378A · 2020 [cited by applicant]
JP 2020202220A · 2020 [cited by applicant]
KR 1020160148459A · 2016 [cited by applicant]
KR 1020180047888A · 2018 [cited by applicant]
WO 2012053313A1 · 2012 [cited by applicant]
Office Action issued in corresponding Korean Patent Application No. 10-2021-0160461 dated Jun. 9, 2025, with English translation. [cited by applicant]