IP Library › Granted Patent US 12,381,155
Granted Patent B2
US 12,381,155 · App. 17/864,132 · Granted Aug 5, 2025

Semiconductor device

Inventors: Saya Shimomura (Ishikawa, JP); Hiroaki Katou (Ishikawa, JP); Yasuhiro Kawai (Ishikawa, JP); Hiroshi Yoshida (Ishikawa, JP)
Assignees: Kabushiki Kaisha Toshiba; Toshiba Electronic Devices & Storage Corporation
H01L23/5386H01L23/522H10D62/393H10D64/513H10D64/514H10D64/517H10D30/66
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,381,155
App. No.
17/864,132
Granted
Aug 5, 2025
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes first and second electrodes, first to third semiconductor regions, a conductive body, and a gate electrode. The first semiconductor region is located on the first electrode and electrically connected with the first electrode. The second semiconductor region is located on the first semiconductor region. The third semiconductor region is located on a portion of the second semiconductor region. The conductive body is located in the first semiconductor region with an insulating part interposed. A lower surface of the conductive body includes first and second surfaces. The gate electrode is located in the insulating part. The gate electrode faces the second semiconductor region via a gate insulating layer. The second electrode is located on the second and third semiconductor regions. The second electrode is electrically connected with the second and third semiconductor regions.

Claims (77)

1. A semiconductor device, comprising:

a first electrode;

a first semiconductor region located on the first electrode in a first direction and electrically connected with the first electrode, the first semiconductor region being of a first conductivity type;

a second semiconductor region located on the first semiconductor region, the second semiconductor region being of a second conductivity type;

a third semiconductor region located on a portion of the second semiconductor region, the third semiconductor region being of the first conductivity type;

a conductive body located in the first semiconductor region with an insulating part interposed,

the conductive body including a first conductive part and a second conductive part located on the first conductive part, a length of the first conductive part being greater than a length of the second conductive part in a second direction, the second direction being orthogonal to the first direction,

the first conductive part including

a first portion including a first surface and a second surface linked to the first surface, the first surface being parallel to the second direction, the second surface being oblique to the first and second directions, a second-direction length of the first portion increasing upward, and

a second portion located on the first portion, a second-direction length of the second portion decreasing upward;

a gate electrode located in the insulating part, the gate electrode facing the second semiconductor region via a gate insulating layer in the second direction; and

a second electrode located on the second and third semiconductor regions, the second electrode being electrically connected with the second and third semiconductor regions.

2. The device according to claim 1 , wherein

the conductive body further includes a third conductive part located on the second conductive part, and

the length of the second conductive part is less than a length of the third conductive part in the second direction.

3. The device according to claim 1 , wherein

a {100} plane of silicon oxide exists at a surface contacting the first surface of the insulating part, and

a {110} plane of silicon oxide exists at a surface contacting the second surface of the insulating part.

4. The device according to claim 1 , wherein

a pair of the gate electrodes is located in the insulating part, and

the pair of gate electrodes is apart from each other in the second direction.

5. The device according to claim 4 , wherein

a portion of the conductive body is located between the pair of gate electrodes in the second direction.

6. The device according to claim 1 , wherein

a lower end of the conductive body includes a void.

7. The device according to claim 6 , wherein

a distance in the first direction between the first electrode and the void is longer than a distance in the first direction between the first electrode and the gate electrode.

8. A semiconductor device, comprising:

a first electrode;

a first semiconductor region located on the first electrode in a first direction and electrically connected with the first electrode, the first semiconductor region being of a first conductivity type;

a second semiconductor region located on the first semiconductor region, the second semiconductor region being of a second conductivity type;

a third semiconductor region located on a portion of the second semiconductor region, the third semiconductor region being of the first conductivity type;

a conductive body located in the first semiconductor region with an insulating part interposed,

the conductive body including

a first conductive part positioned at a lower end of the conductive body, and

a second conductive part located on the first conductive part,

the first conductive part being longer than the second conductive part in a second direction orthogonal to the first direction,

a lower end of the conductivity body including a void;

a gate electrode located in the insulating part, the gate electrode facing the second semiconductor region via a gate insulating layer in the second direction; and

a second electrode located on the second and third semiconductor regions and electrically connected with the second and third semiconductor regions.

9. The device according to claim 8 , wherein

a pair of the gate electrodes is located in the insulating part, and

the pair of gate electrodes is apart from each other in the second direction.

10. The device according to claim 9 , wherein

a portion of the conductive body is located between the pair of gate electrodes in the second direction.

11. The device according to claim 8 , wherein

a distance in the first direction between the first electrode and the void is longer than a distance in the first direction between the first electrode and the gate electrode.

12. A semiconductor device, comprising:

a first electrode;

a first semiconductor region located on the first electrode in a first direction and electrically connected with the first electrode, the first semiconductor region being of a first conductivity type;

a second semiconductor region located on the first semiconductor region, the second semiconductor region being of a second conductivity type;

a third semiconductor region located on a portion of the second semiconductor region, the third semiconductor region being of the first conductivity type;

a conductive body located in the first semiconductor region with an insulating part interposed, the conductive body including a first conductive part and a second conductive part located on the first conductive part, a length of the first conductive part is greater than a length of the second conductive part in the second direction, the second direction being orthogonal to the first direction,

the first conductive part including

a first surface parallel to the second direction, and

a second surface linked to the first surface, the second surface being oblique to the first and second directions, an angle between the first and second surfaces being greater than 90 degrees;

a gate electrode located in the insulating part, the gate electrode facing the second semiconductor region via a gate insulating layer in the second direction; and

a second electrode located on the second and third semiconductor regions, the second electrode being electrically connected with the second and third semiconductor regions.

13. The device according to claim 12 , wherein

the conductive body further includes a third conductive part located on the second conductive part, and

the length of the second conductive part is less than a length of the third conductive part in the second direction.

14. The device according to claim 12 , wherein

the first conductive part includes:

a first portion including the first and second surfaces, a second-direction length of the first portion increasing upward; and

a second portion located on the first portion, a second-direction length of the second portion decreasing upward.

15. The device according to claim 12 , wherein

a {100} plane of silicon oxide exists at a surface contacting the first surface of the insulating part, and

a {110} plane of silicon oxide exists at a surface contacting the second surface of the insulating part.

16. The device according to claim 12 , wherein

a pair of the gate electrodes is located in the insulating part, and

the pair of gate electrodes is apart from each other in the second direction.

17. The device according to claim 16 , wherein

a portion of the conductive body is located between the pair of gate electrodes in the second direction.

18. The device according to claim 12 , wherein

a lower end of the conductive body includes a void.

19. The device according to claim 18 , wherein

a distance in the first direction between the first electrode and the void is longer than a distance in the first direction between the first electrode and the gate electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2022
From: SHIMOMURA, SAYA; KATOU, HIROAKI; KAWAI, YASUHIRO; YOSHIDA, HIROSHI
To: KABUSHIKI KAISHA TOSHIBA; TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Reel/Frame 060499/0101 →
Priority Claims (1)
JP 2022-021444 · Feb 15, 2022 · national
Continuity (1)
Related Publication 20230260917A1 · Aug 17, 2023
References Cited (23)
US 10453930B2 · Nishiguchi · 2019 [cited by applicant]
US 11133411B2 · Nishiwaki · 2021 [cited by applicant]
US 20070145416A1 · Ohta · 2007 [cited by examiner]
US 20130069150A1 · Matsuoka · 2013 [cited by examiner]
US 20130153995A1 · Misawa · 2013 [cited by examiner]
US 20160172451A1 · Igel-Holtzendorff et al. · 2016 [cited by applicant]
US 20170263767A1 · Nishiwaki · 2017 [cited by applicant]
US 20190081173A1 · Nishiwaki et al. · 2019 [cited by applicant]
US 20190305092A1 · Blank et al. · 2019 [cited by applicant]
US 20200243656A1 · Shibib · 2020 [cited by examiner]
US 20210028289A1 · Fang et al. · 2021 [cited by applicant]
US 20210202704A1 · Kishimoto et al. · 2021 [cited by applicant]
US 20210296490A1 · Shiraishi et al. · 2021 [cited by applicant]
US 20210320178A1 · Hossain et al. · 2021 [cited by applicant]
JP 2018182258A · 2018 [cited by applicant]
JP 2019054071A · 2019 [cited by applicant]
JP 2019140152A · 2019 [cited by applicant]
JP 2021034543A · 2021 [cited by applicant]
JP 2021108322A · 2021 [cited by applicant]
JP 2021150536A · 2021 [cited by applicant]
Sang-Gi Kim, et al., “Trench Corner Rounding Technology Using Hydrogen Annealing for Highly Reliable Trench DMOSFETs,” Proceedings of the 12th International Symposium on Power Semiconductor Devices & ICs., IPSD '2000 (I… [cited by applicant]
Jongdae Kim, et al., “A Novel Process Technique for Fabricating High Reliable Trench DMOSFETs using Self-Align Technique and Hydrogen Annealing,” Proceedings of the 13th International Symposium on Power Semiconductor De… [cited by applicant]
Notice of Reasons for Refusal (Office Action) dated Feb. 20, 2025 in corresponding Japanese Patent Application No. 2022-021444 with English machine translation (12 pages). [cited by applicant]