IP Library Granted Patent US 12,401,191
Granted Patent B2
US 12,401,191 · App. 17/794,159 · Granted Aug 26, 2025

Protection circuits for interfaces

Inventors: Po Cheng Liao (Taipei, TW); Chien Hao Lu (Taipei, TW); Hsin Tso Lin (Taipei, TW)
Assignee: Hewlett-Packard Development Company, L.P.
H02H9/046H05F3/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,401,191
App. No.
17/794,159
Granted
Aug 26, 2025
Kind
B2
Abstract

Examples of a protection circuit for an interface are described. In an example, the protection circuit comprises an electrostatic discharge (ESD) module. The ESD module suppresses a discharge voltage caused due to an electrostatic discharge. The ESD module may be further coupled to a capacitive element and a resistive element. The capacitive element is to route discharge voltage caused due to an electrostatic discharge, while the resistive element is to route a reverse DC operated voltage.

Claims (29)

1. A computing device comprising:

a protection circuit for an interface of the computing device, wherein the protection circuit comprises:

an electrostatic discharge (ESD) module to suppress a discharge voltage caused due to an electrostatic discharge, wherein the ESD module is to be coupled to a plurality of input lines including a power line,

a capacitive branch directly coupled between the ESD module and ground, wherein the capacitive branch is to route the suppressed discharge voltage; and

a resistive branch coupled between the ESD module and ground, wherein the resistive branch is to route a reverse direct current (DC) operated voltage produced at the interface.

2. The computing device as claimed in claim 1 , wherein the interface is one of a High Definition Multimedia Interface (HDMI), a Video Graphic Array (VGA) interface, a Digital Visual Interface (DVI), and a Universal Serial Bus (USB) Type-C interface.

3. The computing device as claimed in claim 1 , wherein an impedance of the capacitive branch is less than an impedance of the resistive branch.

4. The computing device as claimed in claim 1 , wherein the ESD module comprises a clamping diode, wherein the clamping diode is to suppress the discharge voltage to a reference voltage.

5. The computing device as claimed in claim 1 , wherein the resistive branch comprises a resistive element having an electrical resistance of a value greater than 10 kiloohms (kΩ).

6. The computing device as claimed in claim 1 , wherein the capacitive branch comprises a capacitive element having a capacitance of a value of about 100 nano-farads (nF).

7. The computing device of claim 1 , wherein the capacitive branch is coupled to a first grounding terminal, and the resistive branch is coupled to a second grounding terminal.

8. The computing device of claim 1 , further comprising a node coupled to the ESD module, and both the capacitive branch and the resistive branch are coupled between the node and ground.

9. The computing device of claim 1 , wherein the capacitive branch is to block the reverse DC operated voltage.

10. An interface element comprising:

a protection circuit integrated within the interface element, wherein the protection circuit comprises:

an electrostatic discharge (ESD) module to suppress a discharge voltage caused due to an electrostatic discharge, wherein the ESD module is to be coupled to a plurality of input lines including a power line;

a first circuit branch directly coupled to the ESD module and comprising a capacitive element, wherein the first circuit branch is connected between the ESD module and a first grounded terminal and is to route a suppressed discharge voltage; and

a second circuit branch coupled to the ESD module and comprising a resistive element, wherein the second circuit branch is connected between the ESD module and a second grounded terminal and is to route a reverse direct current (DC) operated voltage.

11. The interface element as claimed in claim 10 , wherein the ESD module further comprises a clamping diode, and wherein the ESD module is to suppress the discharge voltage to provide the suppressed discharge voltage corresponding to a reference voltage.

12. The interface element as claimed in claim 11 , wherein the suppressed discharge voltage conforms with an operating voltage of an electronic device coupled to the interface element.

13. The interface element as claimed in claim 10 , wherein an impedance of the resistive element is greater than an impedance offered by the capacitive element.

14. The interface element as claimed in claim 10 , wherein a capacitance of the capacitive element in the first circuit branch is of a value of about 100 nF and an impedance of the resistive element in the second circuit branch is of a value greater than 10 kΩ.

15. The interface element as claimed in claim 10 , wherein the reverse DC operated voltage is within a range from about 5V to about 20V.

16. A protection circuit for an interface, the protection circuit comprising:

an electrostatic discharge (ESD) module to suppress a discharge voltage caused due to an electrostatic discharge, wherein the ESD module is to be coupled to a plurality of input lines including a power line;

a capacitor directly coupled between the ESD module and a first grounded terminal, wherein the capacitor is connected to a first grounded terminal and is to route the suppressed discharge voltage to the first grounded terminal; and

a resistor coupled between the ESD module and a second grounded terminal, wherein the resistor is to route a reverse direct current (DC) operated voltage to the second grounded terminal.

17. The protection circuit as claimed in claim 16 , wherein the capacitor is to block the reverse DC operated voltage.

18. The protection circuit as claimed in claim 16 , wherein the ESD module comprises a bidirectional clamping diode, wherein the bidirectional clamping diode is to suppress the discharge voltage to a reference voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 23, 2022
From: LIAO, PO CHENG; LU, CHIEN HAO; LIN, HSIN TSO
To: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Reel/Frame 061197/0470 →
Continuity (1)
Related Publication 20230352933A1 · Nov 2, 2023
References Cited (58)
US 4262254A · Poss · 1981 [cited by examiner]
US 5745324A · Forsland · 1998 [cited by examiner]
US 5995353A · Cunningham et al. · 1999 [cited by applicant]
US 6859351B2 · Byrne et al. · 2005 [cited by applicant]
US 7948726B2 · Troemel, Jr. et al. · 2011 [cited by applicant]
US 8174482B1 · Yeung · 2012 [cited by examiner]
US 8199447B2 · Gee et al. · 2012 [cited by applicant]
US 8208233B2 · Lin · 2012 [cited by applicant]
US 8878602B1 · Hsu · 2014 [cited by examiner]
US 9343455B2 · Gueorguiev et al. · 2016 [cited by applicant]
US 9703422B2 · Shih et al. · 2017 [cited by applicant]
US 10917084B2 · Lee · 2021 [cited by examiner]
US 11355924B2 · Domanski · 2022 [cited by examiner]
US 11502505B2 · Kim · 2022 [cited by examiner]
US 11686758B2 · Varga · 2023 [cited by examiner]
US 11764569B2 · Dong · 2023 [cited by examiner]
US 11777304B2 · Surajit · 2023 [cited by examiner]
US 20040080881A1 · Chou · 2004 [cited by examiner]
US 20040157474A1 · Rapaich · 2004 [cited by examiner]
US 20060139832A1 · Yates · 2006 [cited by examiner]
US 20080310065A1 · Ho · 2008 [cited by examiner]
US 20090267411A1 · Wang · 2009 [cited by examiner]
US 20100246075A1 · Chao · 2010 [cited by examiner]
US 20110012747A1 · Hsieh · 2011 [cited by examiner]
US 20110279935A1 · Iwasa · 2011 [cited by examiner]
US 20120026018A1 · Lin · 2012 [cited by examiner]
US 20130120334A1 · Kim · 2013 [cited by examiner]
US 20140340807A1 · Kularatna · 2014 [cited by examiner]
US 20150207312A1 · Wang · 2015 [cited by examiner]
US 20150229119A1 · Tao · 2015 [cited by examiner]
US 20150357812A1 · Wiemeyer · 2015 [cited by examiner]
US 20170373493A1 · Morf · 2017 [cited by examiner]
US 20180269676A1 · Lo · 2018 [cited by examiner]
US 20230318288A1 · Dai · 2023 [cited by examiner]
CA 2984061A1 · 2018 [cited by examiner]
CN 202632551U · 2012 [cited by examiner]
CN 102298101B · 2013 [cited by examiner]
CN 205595780U · 2016 [cited by applicant]
CN 104881391B · 2017 [cited by applicant]
CN 206473318U · 2017 [cited by examiner]
CN 208190247U · 2018 [cited by examiner]
CN 208423787U · 2019 [cited by examiner]
CN 208522461U · 2019 [cited by applicant]
CN 208547935U · 2019 [cited by examiner]
CN 110650068A · 2020 [cited by examiner]
CN 210985652U · 2020 [cited by examiner]
CN 215219469U · 2021 [cited by examiner]
CN 111130085B · 2022 [cited by examiner]
CN 115313340A · 2022 [cited by examiner]
CN 115443055A · 2022 [cited by examiner]
CN 218412692U · 2023 [cited by examiner]
CN 116054111A · 2023 [cited by examiner]
EP 1491014B1 · 2008 [cited by applicant]
EP 3716400A1 · 2020 [cited by examiner]
CN 208423787; Title; Vehicle mount debug interface protect circuit main body two capacitor transistor four resistors and second fix fourth; Entire drawings and specification (Year: 2019). [cited by examiner]
CN 206473318; Title; Electro cardio signal collect circuit intelligence bracelet first pin connect analogue ground through electrostatic discharge forming buffer inductor; (Year: 2017). [cited by examiner]
Xiao N; CN 208190247; Title: RS232 Protection circuit has first resistor whose input end is connected with interface terminal and capacitor connected with back working circuit; and transformer whose interface output end… [cited by examiner]
Jiang Z; Title: USB interface module of learning machine circuit; Entire specification and drawings; (Year: 2012). [cited by examiner]