IP Library Granted Patent US 12,412,757
Granted Patent B1
US 12,412,757 · App. 19/200,034 · Granted Sep 9, 2025

Throughput improvements for low-temperature/beol-compatible highly scalable graphene synthesis methods including processing in retasked tools

Inventors: Ravi Iyengar (Milpitas, CA); Kaustav Banerjee (Goleta, OR); Brian Cronquist (Klamath Falls, OR)
Assignee: Destination 2D Inc.
H01L21/67092H01L21/02115H01L21/02304
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,412,757
App. No.
19/200,034
Granted
Sep 9, 2025
Kind
B1
Abstract

A diffusion-couple synthesis method using a graphene synthesis tool (GST) including: providing a substrate-load (SL) which includes first-prepared substrate (fPS) and second-prepared-substrate (sPS), where fPS includes a first-carbon-source (fCS), a first-sacrificial-diffusion layer (fSDL), and a first-device-level (fDL), where a first-dielectric-layer (fDiLy) is disposed atop fDL, where fSDL is disposed directly atop fDiLy, where fCS is disposed directly atop the fSDL, and where the sPS includes a secondCS, a secondSDL, and a secondDL, where secondDL is disposed atop the secondDL, where the secondSDL is disposed atop secondDiLy, where secondCS is disposed atop secondSDL; providing a GST capable of applying pressure and temperature to SL within a process chamber (PC); placing SL within PC; applying the pressure and the temperature to SL, where sPS is inverted and disposed above fPS, where fCS is in direct contact with secondCS; forming graphene at a first interface between the fDiLy and the fSDL and at a second interface between secondDiLy and secondSDL.

Claims (100)

1. A diffusion-couple synthesis method using a graphene synthesis tool, the method comprising:

providing greater than one substrate load,

wherein each of said greater than one substrate load comprises at least a first prepared substrate and a second prepared substrate,

wherein said first prepared substrate comprises a first carbon source, a first sacrificial diffusion layer, and a first device level,

wherein a first dielectric layer is disposed atop said first device level,

wherein said first device level comprises first transistors,

wherein said first sacrificial diffusion layer is disposed directly atop said first dielectric layer,

wherein said first carbon source is disposed directly atop said first sacrificial diffusion layer, and

wherein said second prepared substrate comprises a second carbon source, a second sacrificial diffusion layer, and a second device level,

wherein a second dielectric layer is disposed atop said second device level,

wherein said second device level comprises second transistors,

wherein said second sacrificial diffusion layer is disposed directly atop said second dielectric layer,

wherein said second carbon source is disposed directly atop said second sacrificial diffusion layer;

providing a graphene synthesis tool,

wherein said graphene synthesis tool is capable of applying pressure and temperature simultaneously to said greater than one substrate load within a process chamber;

placing said greater than one substrate load within said process chamber;

applying said pressure and said temperature to said greater than one substrate load,

wherein said second prepared substrate is inverted and disposed above said first prepared substrate,

wherein said first carbon source is in direct contact with said second carbon source; and

forming graphene at a first interface between said first dielectric layer and said first sacrificial diffusion layer and at a second interface between said second dielectric layer and said second sacrificial diffusion layer,

wherein first carbon of said first carbon source diffuses in a net opposite direction to second carbon of said second carbon source,

wherein each substrate load of said greater than one substrate load is disposed next to each other.

2. The method of claim 1 ,

wherein said first sacrificial diffusion layer and said second sacrificial diffusion layer comprise nickel or cobalt.

3. The method of claim 1 ,

wherein said first sacrificial diffusion layer and said second sacrificial diffusion layer comprise nickel or cobalt, and

wherein said first carbon source and said second carbon source comprise amorphous carbon or a graphitic powder.

4. The method of claim 1 ,

wherein said first prepared substrate and said second prepared substrate each comprise a silicon wafer of a 450 mm diameter, a 300 mm diameter, a 200 mm diameter, or a 150 mm diameter.

5. The method of claim 1 ,

wherein said first dielectric layer and said second dielectric layer comprise silicon dioxide or HBN (hexagonal boron nitride).

6. The method of claim 1 ,

wherein said graphene is a high-quality atomically-thin film, and

wherein high quality is a Raman g/d peak ratio greater than 1.0.

7. The method of claim 1 ,

wherein said substrate load comprises at least one transition plate.

8. The method of claim 1 ,

wherein said graphene is integrated in a complementary metal-oxide-semiconductor (CMOS) microelectronics device.

9. The method of claim 1 ,

wherein said pressure is 30 psi to 1000 psi applied to said substrate load, and

wherein said temperature is greater than 25° C. and less than 500° C.

10. A diffusion-couple synthesis method using a graphene synthesis tool, the method comprising:

providing greater than one substrate load,

wherein each of said greater than one substrate load comprises at least a first prepared substrate and a second prepared substrate,

wherein said first prepared substrate comprises a first carbon source, a first sacrificial diffusion layer, and a first device level,

wherein a first dielectric layer is disposed atop said first device level,

wherein said first device level comprises first transistors,

wherein said first sacrificial diffusion layer is disposed directly atop said first dielectric layer,

wherein said first carbon source is disposed directly atop said first sacrificial diffusion layer, and

wherein said second prepared substrate comprises a second sacrificial diffusion layer and a second device level,

wherein a second dielectric layer is disposed atop said second device level,

wherein said second device level comprises second transistors,

wherein said second sacrificial diffusion layer is disposed directly atop said second dielectric layer;

providing a graphene synthesis tool,

wherein said graphene synthesis tool is capable of applying pressure and temperature simultaneously to said greater than one substrate load within a process chamber;

placing said greater than one substrate load within said process chamber;

applying said pressure and said temperature to said greater than one substrate load,

wherein said second prepared substrate is inverted and disposed above said first prepared substrate,

wherein said first carbon source is in direct contact with said second sacrificial diffusion layer; and

diffusing carbon of said first carbon source in a first direction to thereby form graphene at a first interface between said first dielectric layer and said first sacrificial diffusion layer; and simultaneously

diffusing said carbon of said first carbon source in a second direction to thereby form graphene at a second interface between said second dielectric layer and said second sacrificial diffusion,

wherein each substrate load of said greater than one substrate load is disposed next to each other.

11. The method of claim 10 ,

wherein said first sacrificial diffusion layer and said second sacrificial diffusion layer comprise nickel or cobalt.

12. The method of claim 10 ,

wherein said first sacrificial diffusion layer and said second sacrificial diffusion layer comprise nickel or cobalt, and

wherein said first carbon source comprises amorphous carbon or a graphitic powder.

13. The method of claim 10 ,

wherein said first prepared substrate and said second prepared substrate each comprise a silicon wafer of a 450 mm diameter, a 300 mm diameter, a 200 mm diameter, or a 150 mm diameter.

14. The method of claim 10 ,

wherein said first dielectric layer and said second dielectric layer comprise silicon dioxide or HBN (hexagonal boron nitride).

15. The method of claim 10 ,

wherein said graphene is a high-quality atomically-thin film, and

wherein high quality is a Raman spectra g/d peak ratio greater than 1.0.

16. The method of claim 10 ,

wherein said graphene synthesis tool comprises a scaled-up diffusion-couple apparatus, a wafer bonding tool, a hot-press based isostatic sintering system, a hot isostatic press (HIP), or a hot pressure vessel, and

wherein said graphene synthesis tool is modified or unmodified from its original design.

17. The method of claim 10 ,

wherein said first direction is in a net opposite direction to that of said second direction.

18. The method of claim 10 ,

wherein said pressure is 30 psi to 1000 psi applied to said substrate load, and

wherein said temperature is greater than 25° C. and less than 500° C.

19. A diffusion-couple synthesis method using a graphene synthesis tool, the method comprising:

providing greater than one substrate load,

wherein each of said greater than one substrate load comprises a prepared substrate;

providing a graphene synthesis tool,

wherein said graphene synthesis tool is capable of applying pressure and temperature simultaneously to said greater than one substrate load within a process chamber;

placing said greater than one substrate load within said process chamber;

applying said pressure and said temperature to said greater than one substrate load,

wherein said prepared substrate comprises a diffusion layer and a device level,

wherein said device level comprises a plurality of transistors,

wherein a dielectric layer is disposed atop said device level,

wherein said diffusion layer is disposed directly atop said dielectric layer,

wherein a single layer of carbon source is disposed directly atop said diffusion layer of said prepared substrate,

wherein said single layer of carbon source is in direct contact with said sacrificial diffusion layer of said prepared substrate; and

forming graphene at an interface between said dielectric layer and said diffusion layer of said prepared substrate,

wherein each substrate load of said greater than one substrate load is disposed next to each other.

20. The method of claim 19 ,

wherein said graphene synthesis tool comprises a scaled-up diffusion-couple apparatus, a wafer bonding tool, a hot-press based isostatic sintering system, a hot isostatic press (HIP), or a hot pressure vessel, and

wherein said graphene synthesis tool is modified or unmodified from its original design.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2025
From: IYENGAR, RAVI; BANERJEE, KAUSTAV; CRONQUIST, BRIAN
To: DESTINATION 2D INC.
Reel/Frame 071042/0657 →
Continuity (2)
Continuation 19000144 · Dec 23, 2024
Continuation 18780387 · Jul 22, 2024
References Cited (28)
US 8501531B2 · Kub · 2013 [cited by examiner]
US 9129811B2 · Cho · 2015 [cited by examiner]
US 9206509B2 · Baraton · 2015 [cited by examiner]
US 9236432B2 · Kub · 2016 [cited by examiner]
US 9327982B2 · Kub · 2016 [cited by examiner]
US 10950706B2 · Birmingham · 2021 [cited by examiner]
US 11244816B2 · Birmingham · 2022 [cited by examiner]
US 11976369B2 · Banerjee · 2024 [cited by applicant]
US 12170248B2 · Schuegraf · 2024 [cited by applicant]
US 20230008834A1 · Banerjee · 2023 [cited by examiner]
US 20230105855A1 · Banerjee · 2023 [cited by examiner]
US 20240014071A1 · Banerjee · 2024 [cited by examiner]
US 20240258118A1 · Banerjee · 2024 [cited by applicant]
US 20240295018A1 · Banerjee · 2024 [cited by applicant]
US 20240339407A1 · Schuegraf · 2024 [cited by applicant]
CN 105668559A · 2016 [cited by applicant]
Banerjee, et al., U.S. Appl. No. 18/674,085 titled Low-Temperature/Beol-Compatible Highly Scalable Graphene Synthesis Tools Including Retasked Tools, filed May 24, 2024, 40 pages. [cited by applicant]
Banerjee, et al., U.S. Appl. No. 63/441,766 titled Large-Area/Wafer-Scale CMOS-Compatible 2O-Material Doping Tools, Processes, and Methods, Including Doping of Synthesized Graphene, filed Jan. 27, 2023, 31 pages. [cited by applicant]
Schuegraf, U.S. Appl. No. 63/457,362 titled Graphene Beol Integration Techniques, Methods, Structures, and Devices, filed Apr. 5, 2023, 21 pages. [cited by applicant]
Silvetti, et al., U.S. Appl. No. 63/620,748 titled Additional Utility of a Graphene Synthesis Tool, filed Jan. 12, 2024, 30 pages. [cited by applicant]
Banerjee, et al., U.S. Appl. No. 63/218,498 titled Wafer-Scale CMOS-Compatible Graphene Synthesis Tool, filed Jul. 6, 2021, 22 pages. [cited by applicant]
Banerjee, U.S. Appl. No. 63/618,862 titled Techniques, Methods, and Structures for Rapid and Efficient Intercalation-Doping of Large-Area Multi-Layered Graphene Sheets for Transparent Conductor Applications, Including S… [cited by applicant]
Banerjee, et al., U.S. Appl. No. 18/744,533 titled Techniques, Methods, and Structures for Rapid and Efficient Intercalation-Doping of Large-Area Multi-Layered Graphene Sheets for Transparent Conductor Applications, Inc… [cited by applicant]
Iyengar, et al., U.S. Appl. No. 18/780,387 titled Throughput Improvements for Low-Temperature/Beol-Compatible Highly Scalable Graphene Synthesis Methods Including Processing in Retasked Tools, filed Jul. 22, 2024, 86 pa… [cited by applicant]
Jiang, et al., Intercalation doped multilayer-graphene-nanoribbons for next-generation interconnects, Nano letters, Mar. 8, 2017, pp. 1482-1488, vol. 17, No. 3. [cited by applicant]
Jiang, et al., CMOS-Compatible Doped-Multilayer-Graphene Interconnects for Next-Generation VLSI, International Electron Devices Meeting (IEDM), Dec. 1, 2018, pp. 34-35. [cited by applicant]
Non-Final Rejection dated Nov. 4, 2024 in parent U.S. Appl. No. 18/780,387, filed Jul. 22, 2024, 8 pages. [cited by applicant]
Requirement for Restriction/Election dated Oct. 10, 2024 in parent U.S. Appl. No. 18/780,387, filed Jul. 22, 2024, 7 pages. [cited by applicant]