IP Library › Granted Patent US 12,423,183
Granted Patent B2
US 12,423,183 · App. 18/446,489 · Granted Sep 23, 2025

Peripheral component interconnect express interface device and system including the same

Inventors: Yong Tae Jeon (Gyeonggi-do, KR); Gil Bong Park (Gyeonggi-do, KR); Dong Jin Seong (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G06F11/1068G06F9/4498G06F11/0757G06F13/4027G06F13/4221
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,423,183
App. No.
18/446,489
Granted
Sep 23, 2025
Kind
B2
Abstract

Provided herein is a PCIe interface device. The PCIe interface device may include a NOP DLLP generator configured to generate a No Operation (NOP) data link layer packet (DLLP) including event information representing an event in response to the occurrence of the event and a transmitter configured to transmit the NOP DLLP to an external device through a link including a plurality of lanes.

Claims (23)

1. A storage device, comprising:

a packet generator configured to generate a No Operation (NOP) packet including event information, in response to occurrence of an event;

a transmitter configured to transmit the NOP packet to an external device through a link including a plurality of lanes; and

an external interface configured to be coupled to the plurality of lanes, and to communicate between the storage device and the external device,

wherein the event information includes a trigger point of a dump operation and an occurrence time of the event.

2. The storage device according to claim 1 , wherein the dump operation is an operation of storing information about data and packets transmitted and received between the storage device and the external device.

3. The storage device according to claim 2 , wherein the dump operation is performed during a set time period including a time at which the external device receives the NOP packet from the storage device.

4. The storage device according to claim 1 , wherein the NOP packet is discarded in response to a data integrity check.

5. The storage device according to claim 1 , wherein the transmitter repeatedly transmits the NOP packet during a set time period.

6. The storage device according to claim 1 , further comprising:

a memory configured to store data, transmitted and received during a set time period including the occurrence time of the event, and information about a communication environment in response to the occurrence of the event.

7. The storage device according to claim 1 , wherein the event includes information on at least one among a timeout, the time out of a link training and status state machine (LTSSM), a link-down, occurrence of the link-down due to the timeout of the LTSSM, occurrence of a parity error, and a temperature rise prevention operation.

8. The storage device according to claim 1 , wherein the storage device uses a PCIe (Peripheral Component Interconnect Express) communication protocol.

9. The storage device according to claim 1 , wherein the NOP packet consists of a TLP (Transaction Layer Packet) or a DLLP (Data Link Layer Packet).

10. The storage device according to claim 1 , wherein the NOP packet includes a support field including a plurality of bits.

11. The storage device according to claim 10 , wherein the plurality of bits correspond to a single event or correspond to a plurality of events respectively.

12. The storage device according to claim 1 , wherein the NOP packet generator represents the event information by setting at least one bit of a support field of the NOP packet.

13. The storage device according to claim 12 , wherein the NOP packet generator generates the NOP packet in which the plurality of bits in the support field of the NOP packet respectively correspond to a plurality of events.

14. The storage device according to claim 12 , wherein the NOP packet generator generates the NOP packet corresponding to a single event using all of bits in the support field of the NOP packet.

15. The storage device according to claim 1 , wherein the external interface has a serial structure and the external device includes another PCle (Peripheral Component Interconnect Express) device.

16. The storage device according to claim 1 , wherein the NOP packet includes a type field indicating a type of the NOP packet.

17. The storage device according to claim 1 , wherein the NOP packet includes a CRC field for checking a data integrity of the NOP packet.

18. The storage device according to claim 1 , wherein the NOP packet includes a CRC field which is compared with a calculated value.

Priority Claims (1)
KR 10-2021-0022109 · Feb 18, 2021 · national
Continuity (2)
Continuation 17380593 · Jul 20, 2021
Related Publication 20230385150A1 · Nov 30, 2023
References Cited (11)
US 7852757B1 · Puranik · 2010 [cited by examiner]
US 8006014B2 · Lai · 2011 [cited by examiner]
US 8996014B2 · Awad · 2015 [cited by examiner]
US 20050022065A1 · Dixon et al. · 2005 [cited by applicant]
US 20100042766A1 · Lai · 2010 [cited by examiner]
US 20190149265A1 · Das Sharma · 2019 [cited by applicant]
US 20190305888A1 · Das Sharma · 2019 [cited by applicant]
US 20200304349A1 · Sato · 2020 [cited by examiner]
US 20200364129A1 · Das Sharma · 2020 [cited by examiner]
US 20220261311A1 · Jeon · 2022 [cited by examiner]
CN 114968860B · 2024 [cited by applicant]