IP Library › Granted Patent US 12,424,985
Granted Patent B2
US 12,424,985 · App. 17/805,316 · Granted Sep 23, 2025

Power amplifier with clamp and feedback protection circuitry

Inventors: Baker Scott (San Jose, CA); Chong Woo (Fremont, CA); George Maxim (Saratoga, CA); Sukchan Kang (San Francisco, CA); Hui Liu (San Diego, CA)
Assignee: Qorvo US, Inc.
H03F1/52H03F1/0205H03F3/20H03F2200/426H03F2200/441H03F2200/444H03F2200/447H03F2200/451H03F2200/462H03F2200/465H03F2200/468H03F2200/471
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,424,985
App. No.
17/805,316
Granted
Sep 23, 2025
Kind
B2
Abstract

A power amplifier with clamp and feedback protection circuitry is disclosed. In one aspect, the power amplifier is initially protected by a fast-acting clamp circuit whose overall size is relatively limited. Subsequent operation allows a comparatively slowly acting feedback loop to dominate the protection of the power amplifier. By providing the two protection circuits, each optimized for a particular phase of protection, the overall size of associated protection circuitry may be diminished while still protecting the power amplifier from failure inducing conditions.

Claims (26)

1. A power amplifier system comprising:

a power amplifier stage comprising an input node and an output node;

a bias circuit coupled to the power amplifier stage and configured to provide a bias signal to the power amplifier stage;

a first clamp coupled to the output node of the power amplifier stage, the first clamp configured to limit a voltage level based on a first threshold;

a second clamp coupled to the input node of the power amplifier stage, the second clamp configured to limit a second voltage level based on a third threshold; and

a protection feedback loop coupled to the bias circuit and configured to detect an operating condition above a second threshold and send a signal to the bias circuit, wherein the bias circuit is configured, responsive to the signal, to debias the power amplifier stage by either:

lowering the second voltage level below the third threshold or

lowering a current level at the input node of the power amplifier stage; and

wherein the first clamp and the second clamp throttle voltage levels for the power amplifier stage faster than the protection feedback loop.

2. The power amplifier system of claim 1 , wherein the first clamp comprises a plurality of stacked diodes.

3. The power amplifier system of claim 1 , wherein the first threshold, the second threshold, and the third threshold are proxies for overpower conditions and the second threshold is lower than the first threshold.

4. The power amplifier system of claim 1 , wherein the first clamp is configured to turn off when the protection feedback loop begins reducing power within the power amplifier stage.

5. The power amplifier system of claim 1 , wherein the protection feedback loop comprises an overvoltage protection feedback loop.

6. The power amplifier system of claim 1 , wherein the protection feedback loop comprises an overcurrent protection feedback loop.

7. The power amplifier system of claim 1 , wherein the protection feedback loop comprises an overtemperature protection feedback loop.

8. The power amplifier system of claim 1 , wherein the protection feedback loop comprises an overpower protection feedback loop.

9. The power amplifier system of claim 1 , further comprising a second power amplifier stage coupled to the input node.

10. The power amplifier system of claim 1 , wherein the protection feedback loop comprises a plurality of protection feedback loops selected from the group consisting of: an overcurrent protection feedback loop, an overvoltage protection feedback loop, an overtemperature protection feedback loop, and an overpower protection feedback loop.

11. The power amplifier system of claim 1 , wherein the first threshold and the second threshold are configured to be programmed dynamically.

12. The power amplifier system of claim 1 , wherein the protection feedback loop comprises

an overtemperature protection feedback loop coupled to the bias circuit and configured to cause the bias circuit to debias the power amplifier stage when a threshold temperature is reached, the overtemperature protection feedback loop comprising:

a temperature sensor physically proximate the power amplifier stage;

a temperature independent voltage source; and

a comparator coupled to the temperature sensor and the temperature independent voltage source.

13. The power amplifier system of claim 12 , further comprising a second protection feedback loop coupled to the bias circuit.

14. The power amplifier system of claim 13 , wherein the comparator is coupled to the second protection feedback loop.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2022
From: SCOTT, BAKER; WOO, CHONG; MAXIM, GEORGE; KANG, SUKCHAN; LIU, HUI
To: QORVO US, INC.
Reel/Frame 061079/0505 →
Continuity (2)
Provisional Application 63307387 · Feb 7, 2022
Related Publication 20230253930A1 · Aug 10, 2023
References Cited (57)
US 3641451A · Hollingsworth et al. · 1972 [cited by applicant]
US 4122400A · Medendorp et al. · 1978 [cited by applicant]
US 5847610A · Fujita · 1998 [cited by applicant]
US 6469919B1 · Bennett · 2002 [cited by applicant]
US 7268990B1 · Loeb et al. · 2007 [cited by applicant]
US 8344806B1 · Franck et al. · 2013 [cited by applicant]
US 8586256B2 · Yanase et al. · 2013 [cited by applicant]
US 9960594B1 · Lin · 2018 [cited by examiner]
US 10027287B1 · Ichitsubo et al. · 2018 [cited by applicant]
US 10291191B2 · Teeter et al. · 2019 [cited by applicant]
US 10965225B2 · Hashimoto et al. · 2021 [cited by applicant]
US 11218116B2 · Ng et al. · 2022 [cited by applicant]
US 11728773B2 · Gebeyehu et al. · 2023 [cited by applicant]
US 11799327B2 · Marr, Jr. et al. · 2023 [cited by applicant]
US 20020125945A1 · Taylor · 2002 [cited by applicant]
US 20040239428A1 · Apel · 2004 [cited by applicant]
US 20110292554A1 · Yao et al. · 2011 [cited by applicant]
US 20150015339A1 · Gorbachov et al. · 2015 [cited by applicant]
US 20150070092A1 · Ishimoto · 2015 [cited by examiner]
US 20170126184A1 · Oh et al. · 2017 [cited by applicant]
US 20190036495A1 · Ng et al. · 2019 [cited by applicant]
US 20190068137A1 · Wang · 2019 [cited by applicant]
US 20190363681A1 · Saegusa · 2019 [cited by applicant]
US 20200099457A1 · Lübbers · 2020 [cited by examiner]
US 20200335491A1 · Sasaki · 2020 [cited by examiner]
US 20210211108A1 · Khlat · 2021 [cited by applicant]
US 20210226589A1 · Han · 2021 [cited by applicant]
US 20210281228A1 · Khlat · 2021 [cited by applicant]
US 20210399691A1 · Saminathan et al. · 2021 [cited by applicant]
US 20220200542A1 · Tsutsui · 2022 [cited by examiner]
US 20230094883A1 · Scott et al. · 2023 [cited by applicant]
US 20230096011A1 · Scott et al. · 2023 [cited by applicant]
US 20230387867A1 · Maxim et al. · 2023 [cited by applicant]
CN 112803901A · 2021 [cited by applicant]
CN 113746440A · 2021 [cited by examiner]
EP 3651357A1 · 2020 [cited by applicant]
EP 3843264A1 · 2021 [cited by applicant]
FR 3107410A1 · 2021 [cited by applicant]
WO 9419870A1 · 1994 [cited by applicant]
WO 9531035A1 · 1995 [cited by applicant]
WO 2008030534A2 · 2008 [cited by applicant]
WO 2013099077A1 · 2013 [cited by applicant]
WO 2023164036A1 · 2023 [cited by applicant]
Ligtao et al., Implementation of On-chip OVP, OCP and OTP Circuits for DC-DC Converter Design, 2018, IEEE (Year: 2018). [cited by examiner]
Non-Final Office Action for U.S. Appl. No. 17/488,823, mailed Mar. 7, 2024, 9 pages. [cited by applicant]
Non-Final Office Action for U.S. Appl. No. 17/488,877, mailed Apr. 25, 2024, 21 pages. [cited by applicant]
1 Extended European Search Report for European Patent Application No. 23155394.2, mailed Jul. 6, 2023, 12 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/488,823, mailed Aug. 21, 2024, 8 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/488,877, mailed Jul. 26, 2024, 8 pages. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2023/025554 mailed Oct. 5, 2023, 15 pages. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2023/013683, mailed Jun. 9, 2023, 16 pages. [cited by applicant]
Van Bezooijen, A. et al., “Over-Temperature Protection by Adaptive Output Power Control,” Proceedings of the 9th European Conference on Wireless Technology, Sep. 2006, Manchester, UK, pp. 350-352. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2022/044114, mailed Jan. 11, 2023, 18 pages. [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2022/044040, mailed Jan. 17, 2023, 17 pages. [cited by applicant]
Written Opinion for International Patent Application No. PCT/US2022/044114, mailed Oct. 30, 2023, 21 pages. [cited by applicant]
International Preliminary Report on Patentability for International Patent Application No. PCT/US2022/044114, mailed Dec. 22, 2023, 19 pages. [cited by applicant]
Extended European Search Report for European Patent Application No. 23171644.0, mailed Oct. 27, 2023, 14 pages. [cited by applicant]