IP Library Granted Patent US 12,426,320
Granted Patent B2
US 12,426,320 · App. 17/343,291 · Granted Sep 23, 2025

Vertically stacked fin semiconductor devices

Inventors: Praveen Joseph (White Plains, NY); Tao Li (Albany, NY); Indira Seshadri (Niskayuna, NY); Ekmini A. De Silva (Slingerlands, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H10D62/115H01L21/02164H01L21/0217H01L21/02225H01L21/02238H01L21/02252H01L21/02381H01L21/30604H01L21/3065H01L21/31116H01L21/7624H10D30/024H10D30/6211H10D84/0188H10D84/0193H10D84/038H10D84/853
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,426,320
App. No.
17/343,291
Granted
Sep 23, 2025
Kind
B2
Abstract

Semiconductor devices and methods of forming the same include forming a first dielectric layer around a semiconductor fin, formed from a first dielectric material, to a target height lower than a height of the semiconductor fin. A second dielectric layer is deposited on the first dielectric layer and is formed from a second dielectric material. A third dielectric layer, formed from the first dielectric material, is formed on the second dielectric layer. The second dielectric layer is etched away to expose a gap on the semiconductor fin. A portion of the semiconductor fin that is exposed in the gap is oxidized to form an isolation layer.

Claims (9)

1. A semiconductor device, comprising:

a bottom fin formed from a first semiconductor material;

a top fin formed from the first semiconductor material;

an isolation layer formed from an oxide of the first semiconductor material, directly between the bottom fin and the top fin, including a top portion and a bottom portion each having a first horizontal thickness in a first direction, and a middle portion, between the top portion and the bottom portion, having a second horizontal thickness in the first direction that is greater than the first horizontal thickness; and

a dielectric layer over and around the top fin, the bottom fin, and the isolation layer, formed from a dielectric material different from the oxide of the first semiconductor material.

2. The semiconductor device of claim 1 , wherein the isolation layer has a cross-shaped cross-section.

3. The semiconductor device of claim 1 , wherein a height of the top fin and a height of the bottom fin are unequal to one another.

4. The semiconductor device of claim 1 , wherein a height of the top fin and a height of the bottom fin are equal to one another.

5. The semiconductor device of claim 1 , wherein the top fin, the bottom fin, and the isolation layer are formed from a continuous semiconductor structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2021
From: JOSEPH, PRAVEEN; LI, TAO; SESHADRI, INDIRA; DE SILVA, EKMINI A.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 056489/0215 →
Continuity (2)
Division 16397452 · Apr 29, 2019
Related Publication 20210296438A1 · Sep 23, 2021
References Cited (36)
US 7368788B2 · Huo · 2008 [cited by examiner]
US 9343152B2 · Rhie · 2016 [cited by applicant]
US 10109721B2 · Lin et al. · 2018 [cited by applicant]
US 10181526B2 · Cantoro et al. · 2019 [cited by applicant]
US 10559684B2 · Shen et al. · 2020 [cited by applicant]
US 10930761B2 · Masuoka et al. · 2021 [cited by applicant]
US 20100163971A1 · Hung et al. · 2010 [cited by applicant]
US 20120126883A1 · Juengling · 2012 [cited by applicant]
US 20140106574A1 · Kang et al. · 2014 [cited by applicant]
US 20150102409A1 · Cheng et al. · 2015 [cited by applicant]
US 20150162436A1 · Toh · 2015 [cited by examiner]
US 20150214239A1 · Rhie · 2015 [cited by applicant]
US 20150217330A1 · Haukka et al. · 2015 [cited by applicant]
US 20150372119A1 · Zhang et al. · 2015 [cited by applicant]
US 20160233315A1 · Cheng · 2016 [cited by examiner]
US 20170114459A1 · Saly et al. · 2017 [cited by applicant]
US 20170140996A1 · Lin et al. · 2017 [cited by applicant]
US 20170148629A1 · Cheng · 2017 [cited by examiner]
US 20170342553A1 · Yu et al. · 2017 [cited by applicant]
US 20180012752A1 · Tapily · 2018 [cited by applicant]
US 20180138268A1 · Smith et al. · 2018 [cited by applicant]
US 20180277442A1 · Leobandung · 2018 [cited by applicant]
CN 108695321A · 2018 [cited by applicant]
JP 2015073095A · 2015 [cited by applicant]
JP WO2018033981A1 · 2018 [cited by applicant]
KR 20170078186A · 2017 [cited by applicant]
WO 2010016008 · 2010 [cited by applicant]
WO 2018211341A · 2018 [cited by applicant]
WO 2019060413A1 · 2019 [cited by applicant]
List of IBM Patents or Patent Applications Treated as Related dated Jun. 9, 2021, 2 pages. [cited by applicant]
Elizabeth Buitrago et al., “The top-down fabrication of a 3D-integrated, fully CMOS-compatible FET biosensor based on vertically stacked SINWs and FinFETs”, Sensors and Actuators B 193 (Mar. 2014) 400-412. [cited by applicant]
Eugene A. Irene et al., “Silicon Oxidation Studies: Silicon Orientation Effects on Thermal Oxidation”, J. Electrochem. Soc., Jun. 1986. [cited by applicant]
Darsen Lu et al., “Dielectric Isolated FinFETs on Bulk Substrate”, 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Millbrae, CA, Oct. 2014. [cited by applicant]
Sonam D. Sherpa et al., “Quasi-atomic layer etching of silicon nitride”, J. Vac. Sci. Technol. A 35(1), (Jan./Feb. 2017). [cited by applicant]
The State Intellectual Property Office of People's Republic of China, “First Office Action”, Mar. 1, 2025, 06 Pages, CN Application No. 202080031546.7. [cited by applicant]
Notice of Reasons for Refusal issued in corresponding Japanese Patent Application No. 2021-563597 dated Oct. 17, 2023, 3 pgs. [cited by applicant]