IP Library › Granted Patent US 12,431,913
Granted Patent B1
US 12,431,913 · App. 18/212,811 · Granted Sep 30, 2025

Dynamic predictive sampling and processing

Inventor: Wei Tang (Las Cruces, NM)
Assignee: Arrowhead Center, Inc.
H03M1/1245H03M1/0626H03M1/34
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,431,913
App. No.
18/212,811
Granted
Sep 30, 2025
Kind
B1
Abstract

A method and apparatus that provides a digital approximation of an input analog continuous-time signal using piece-wise linear waveform from key sampling points selected by a dynamic predictive sampling method. The apparatus includes a processing system or block to generate a dynamic prediction of the input signal as well as an upper threshold and a lower threshold to form a tracking window, a comparator that compares the input signal with the upper threshold and the lower threshold to determine if the prediction is successful, a counter to record timestamps between the unsuccessful predictions which are the selected key sampling points, and a processing block controlling predictions and sampling states of the system. The processing of the sampling points can include a neighbor amplitude filter and a slope filter.

Claims (61)

1. An electrical signal processing apparatus comprising:

a digital dynamic predictive sampling system configured to predict a digital value of an incoming analog sampling value;

an analog sampling and quantization circuit;

said digital dynamic predictive sampling system configured to provide digital feedback to said analog sampling circuit; and

said electrical signal processing apparatus configured to generate a digital data output and a digital timestamp output from an analog input signal and a pre-defined delta step value.

2. The electrical signal processing apparatus of claim 1 wherein said digital dynamic predictive sampling system is configured to take two digital sampling values and calculate the predicted value of a next sampling using linear prediction.

3. The electrical signal processing apparatus of claim 1 wherein said digital dynamic predictive system is configured to perform full analog to digital conversions for two samples and calculate a predicted value of a next sampling using linear prediction.

4. The electrical signal processing apparatus of claim 1 wherein said electrical signal processing apparatus is configured to calculate two thresholds by adding and subtracting the predicted value by the pre-defined delta step value, and wherein said two thresholds respectively comprise an upper threshold digital value and a lower threshold digital value.

5. The electrical signal processing apparatus of claim 4 wherein said electrical signal processing apparatus is configured to start a comparing process when a new sampling value is compared with the two thresholds if the new sampling value is between the upper threshold and the lower threshold, and wherein when the prediction is considered successful, the predicted value and the last sampling value are applied to calculate a next predicted value.

6. The electrical signal processing apparatus of claim 5 wherein said electrical signal processing apparatus is configured to initiate a recording process when a new sampling value is not between the upper threshold and the lower threshold.

7. The electrical signal processing apparatus of claim 1 wherein said electrical signal processing apparatus is configured to record a current sampling digital value.

8. The electrical signal processing apparatus of claim 1 wherein said electrical signal processing apparatus is configured to perform a full analog to digital conversion and record a value.

9. The electrical signal processing apparatus of claim 8 wherein the recorded value is the digital data output.

10. The electrical signal processing apparatus of claim 8 wherein said electrical signal processing apparatus is configured to initiate a subsequent prediction process after the value is recorded.

11. The electrical signal processing apparatus of claim 1 further comprising a digital timer with a reset value of zero, said digital timer configured to start counting a number of clock cycles when a recording process begins.

12. The electrical signal processing apparatus of claim 11 wherein said electrical signal processing apparatus is configured to record a digital timer value.

13. The electrical signal processing apparatus of claim 12 wherein said digital timer recorded value is used as the timestamp output of said electrical signal processing apparatus and wherein said digital timer is reset to zero and configured to begin counting until a subsequent recording process.

14. The electrical signal processing apparatus of claim 1 configured to apply a neighbor amplitude filter after said dynamic predictive sampling system to remove samples in an episode of low-amplitude high-frequency noise.

15. The electrical signal processing apparatus of claim 14 wherein said neighbor amplitude filter is configured to set a protection window for a starting sampling point with a predetermined time and amplitude and remove other sampling points after the starting sampling point when the other sampling points are within a window except if one or more of the other sampling points have an amplitude difference that is higher than a user-defined value.

16. The electrical signal processing apparatus of claim 15 wherein after stopping, said neighbor amplitude filter is configured to then search for a next starting sampling point.

17. The electrical signal processing apparatus of claim 1 further comprising a slope filter applied after said dynamic predictive sampling system, wherein said slope filter is configured to remove samplings in a high-amplitude low-frequency baseline wandering.

18. The electrical signal processing apparatus of claim 17 wherein said slope filter is configured to calculate slopes of specific sampling points with their prior and later sampling points, wherein the specific sampling points are sampling points whose amplitudes are not maximum or minimum values in an original waveform.

19. The electrical signal processing apparatus of claim 18 wherein said slope filter is configured such that if a relative difference between a prior slope and a later slope is lower than a slope threshold, the sampling point is removed.

20. The electrical signal processing apparatus of claim 19 configured such that a larger slope threshold removes more sampling points than is the case for a slope threshold that is smaller, at a cost of a higher distortion of a final piece-wise linear waveform compared to an original waveform.

21. The electrical signal processing apparatus of claim 1 wherein said electrical signal processing apparatus comprises an integrated circuit and wherein said digital dynamic predictive sampling system comprises a block of said integrated circuit.

22. The electrical signal processing apparatus of claim 1 wherein said electrical signal processing apparatus comprises a digital signal processing apparatus.

23. The electrical signal processing apparatus of claim 1 wherein said electrical signal processing apparatus comprises an analog signal processing apparatus.

24. An electrical signal processing apparatus comprising:

a digital dynamic predictive sampling system configured to predict a digital value of an incoming analog sampling value;

an analog sampling and quantization circuit; and

said digital dynamic predictive sampling system configured to:

provide digital feedback to said analog sampling circuit; and

take two digital sampling values and calculate the predicted value of a next sampling using linear prediction.

25. The electrical signal processing apparatus of claim 24 wherein said electrical signal processing apparatus is configured to apply a neighbor amplitude filter after said dynamic predictive sampling system to remove samples in an episode of low-amplitude high-frequency noise.

26. The electrical signal processing apparatus of claim 24 further comprising a slope filter applied after said dynamic predictive sampling system, wherein said slope filter is configured to remove samplings in a high-amplitude low-frequency baseline wandering.

27. The electrical signal processing apparatus of claim 24 wherein said electrical signal processing apparatus comprises an integrated circuit and wherein said digital dynamic predictive sampling system comprises a block of said integrated circuit.

28. An electrical signal processing apparatus comprising:

a digital dynamic predictive sampling system configured to predict a digital value of an incoming analog sampling value;

an analog sampling and quantization circuit; and

said digital dynamic predictive sampling system configured to:

provide digital feedback to said analog sampling circuit; and

perform full analog to digital conversions for two samples and calculate a predicted value of a next sampling using linear prediction.

29. The electrical signal processing apparatus of claim 28 wherein said electrical signal processing apparatus is configured to apply a neighbor amplitude filter after said dynamic predictive sampling system to remove samples in an episode of low-amplitude high-frequency noise.

30. The electrical signal processing apparatus of claim 28 further comprising a slope filter applied after said dynamic predictive sampling system, wherein said slope filter is configured to remove samplings in a high-amplitude low-frequency baseline wandering.

31. The electrical signal processing apparatus of claim 28 wherein said electrical signal processing apparatus comprises an integrated circuit and wherein said digital dynamic predictive sampling system comprises a block of said integrated circuit.

32. An electrical signal processing apparatus comprising:

a digital dynamic predictive sampling system configured to predict a digital value of an incoming analog sampling value;

an analog sampling and quantization circuit;

said digital dynamic predictive sampling system configured to provide digital feedback to said analog sampling circuit; and

said electrical signal processing apparatus is configured to calculate two thresholds by adding and subtracting the predicted value by a delta step value, and wherein said two thresholds respectively comprise an upper threshold digital value and a lower threshold digital value.

33. The electrical signal processing apparatus of claim 32 wherein said electrical signal processing apparatus is configured to apply a neighbor amplitude filter after said dynamic predictive sampling system to remove samples in an episode of low-amplitude high-frequency noise.

34. The electrical signal processing apparatus of claim 32 further comprising a slope filter applied after said dynamic predictive sampling system, wherein said slope filter is configured to remove samplings in a high-amplitude low-frequency baseline wandering.

35. The electrical signal processing apparatus of claim 32 wherein said electrical signal processing apparatus comprises an integrated circuit and wherein said digital dynamic predictive sampling system comprises a block of said integrated circuit.

36. An electrical signal processing apparatus comprising:

a digital dynamic predictive sampling system configured to predict a digital value of an incoming analog sampling value;

an analog sampling and quantization circuit;

said digital dynamic predictive sampling system configured to provide digital feedback to said analog sampling circuit; and

a digital timer with a reset value of zero, said digital timer configured to start counting a number of clock cycles when a recording process begins.

37. The electrical signal processing apparatus of claim 36 wherein said electrical signal processing apparatus is configured to apply a neighbor amplitude filter after said dynamic predictive sampling system to remove samples in an episode of low-amplitude high-frequency noise.

38. The electrical signal processing apparatus of claim 36 further comprising a slope filter applied after said dynamic predictive sampling system, wherein said slope filter is configured to remove samplings in a high-amplitude low-frequency baseline wandering.

39. The electrical signal processing apparatus of claim 36 wherein said electrical signal processing apparatus comprises an integrated circuit and wherein said digital dynamic predictive sampling system comprises a block of said integrated circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2023
From: TANG, WEI
To: ARROWHEAD CENTER, INC.
Reel/Frame 064894/0823 →
Continuity (1)
Provisional Application 63354511 · Jun 22, 2022
References Cited (208)
US 4308524A · Harrison · 1981 [cited by examiner]
US 4448196A · Money et al. · 1984 [cited by applicant]
US 4567883A · Langer · 1986 [cited by applicant]
US 5014284A · Langer et al. · 1991 [cited by applicant]
US 5150324A · Takasuka et al. · 1992 [cited by applicant]
US 5200750A · Fushiki et al. · 1993 [cited by applicant]
US 5301677A · Hsung · 1994 [cited by applicant]
US 5343420A · Murata · 1994 [cited by examiner]
US 5349353A · Zrilic · 1994 [cited by applicant]
US 5392040A · Hayashi · 1995 [cited by applicant]
US 5990818A · McGrath · 1999 [cited by applicant]
US 6150969A · Melanson · 2000 [cited by applicant]
US 6285306B1 · Zrilic · 2001 [cited by applicant]
US 6362762B1 · Jensen et al. · 2002 [cited by applicant]
US 6437718B1 · Oyama et al. · 2002 [cited by applicant]
US 6492929B1 · Coffey et al. · 2002 [cited by applicant]
US 6668035B2 · Han et al. · 2003 [cited by applicant]
US 6970737B1 · Brodnick et al. · 2005 [cited by applicant]
US 6999014B2 · Oliaei et al. · 2006 [cited by applicant]
US 7018339B2 · Birnbaum et al. · 2006 [cited by applicant]
US 7190288B2 · Robinson et al. · 2007 [cited by applicant]
US 7245246B2 · Ihs et al. · 2007 [cited by applicant]
US 7321325B2 · Hsieh et al. · 2008 [cited by applicant]
US RE40424E · Han et al. · 2008 [cited by applicant]
US 7696913B2 · Melanson · 2010 [cited by applicant]
US 7714757B2 · Denison et al. · 2010 [cited by applicant]
US 7991458B2 · Hardahl · 2011 [cited by applicant]
US 8164491B2 · Cho et al. · 2012 [cited by applicant]
US 8193845B2 · Jian et al. · 2012 [cited by applicant]
US 8204580B2 · Kurzweil et al. · 2012 [cited by applicant]
US 8483807B2 · Kurzweil et al. · 2013 [cited by applicant]
US 8542138B2 · Galton et al. · 2013 [cited by applicant]
US 8581763B2 · Niwa et al. · 2013 [cited by applicant]
US 8581764B2 · Moue · 2013 [cited by applicant]
US 8598858B2 · Kurokawa · 2013 [cited by applicant]
US 8755877B2 · Zoica · 2014 [cited by applicant]
US 8798725B2 · Mahmood et al. · 2014 [cited by applicant]
US 8842030B1 · Fontaine et al. · 2014 [cited by applicant]
US 8849381B2 · Lux et al. · 2014 [cited by applicant]
US 9050007B1 · Brockway et al. · 2015 [cited by applicant]
US 9294113B2 · Feizi-Khankandi et al. · 2016 [cited by applicant]
US 9419642B1 · Nguyen · 2016 [cited by applicant]
US 9449501B2 · Grevious et al. · 2016 [cited by applicant]
US 9484950B1 · Tang · 2016 [cited by applicant]
US 9559719B1 · Kauffman et al. · 2017 [cited by applicant]
US 9681814B2 · Galloway et al. · 2017 [cited by applicant]
US 9866227B1 · Bresciani et al. · 2018 [cited by applicant]
US 10110246B1 · Zrilic · 2018 [cited by applicant]
US 10135459B2 · Sharma et al. · 2018 [cited by applicant]
US 10284223B2 · Ouzounov et al. · 2019 [cited by applicant]
US 10418959B2 · Yuzuriha · 2019 [cited by applicant]
US 20020077536A1 · Diab et al. · 2002 [cited by applicant]
US 20030108143A1 · Han et al. · 2003 [cited by applicant]
US 20030216906A1 · Norsworthy · 2003 [cited by applicant]
US 20040171953A1 · Hemming et al. · 2004 [cited by applicant]
US 20040223553A1 · Kumar · 2004 [cited by applicant]
US 20040239537A1 · Mswanathan · 2004 [cited by applicant]
US 20050068213A1 · Fontaine et al. · 2005 [cited by applicant]
US 20050270201A1 · Maloberti et al. · 2005 [cited by applicant]
US 20060229521A1 · Barr · 2006 [cited by applicant]
US 20060229525A1 · Barr · 2006 [cited by applicant]
US 20060235321A1 · Simske et al. · 2006 [cited by applicant]
US 20070073266A1 · Chmiel et al. · 2007 [cited by applicant]
US 20090021408A1 · Lee et al. · 2009 [cited by applicant]
US 20090259672A1 · Garudadri et al. · 2009 [cited by applicant]
US 20110050471A1 · Kumar · 2011 [cited by applicant]
US 20110066053A1 · Yazicioglu · 2011 [cited by applicant]
US 20110140940A1 · Cho et al. · 2011 [cited by applicant]
US 20110148682A1 · Rigby · 2011 [cited by examiner]
US 20120097839A1 · Jung et al. · 2012 [cited by applicant]
US 20120306689A1 · Yule · 2012 [cited by examiner]
US 20130050003A1 · Wang · 2013 [cited by applicant]
US 20140114616A1 · Lee et al. · 2014 [cited by applicant]
US 20140148714A1 · Mamaghanian et al. · 2014 [cited by applicant]
US 20140163386A1 · He et al. · 2014 [cited by applicant]
US 20140368366A1 · Galton et al. · 2014 [cited by applicant]
US 20140375488A1 · Stoops et al. · 2014 [cited by applicant]
US 20150141857A1 · Nallathambi et al. · 2015 [cited by applicant]
US 20160106332A1 · Takeshima · 2016 [cited by applicant]
US 20160120431A1 · Habte et al. · 2016 [cited by applicant]
US 20160149586A1 · Roh et al. · 2016 [cited by applicant]
US 20160322984A1 · Sundblad · 2016 [cited by examiner]
US 20160359499A1 · Bandyopadhyay · 2016 [cited by applicant]
US 20170112401A1 · Rapin et al. · 2017 [cited by applicant]
US 20180309460A1 · Bandyopadhyay et al. · 2018 [cited by applicant]
US 20190020352A1 · Gutta et al. · 2019 [cited by applicant]
US 20190199369A1 · Katayama · 2019 [cited by applicant]
US 20190253069A1 · Kim et al. · 2019 [cited by applicant]
US 20200001036A1 · Drakulic et al. · 2020 [cited by applicant]
CA 2003428 · 1999 [cited by applicant]
CN 205041393 · 2016 [cited by applicant]
EP 1543770 · 2005 [cited by applicant]
EP 2016894 · 2009 [cited by applicant]
EP 2589332 · 2013 [cited by applicant]
ES 2264871B1 · 2007 [cited by applicant]
WO 2005117467 · 2005 [cited by applicant]
WO 2010119456A2 · 2010 [cited by applicant]
WO 2021243019 · 2021 [cited by examiner]
WO WO2021243019A1 · 2021 [cited by examiner]
WO 2022212418A1 · 2022 [cited by applicant]
Agarwal, R. , et al., “Adaptive asynchronous analog to digital conversion for compressed biomedical sensing”, Proc. IEEE Biomed. Circuits Syst. Conf., 2009, 69-72. [cited by applicant]
Agarwal, Ritika , et al., “Input-Feature Correlated Asynchronous Analog to Information Converter for ECG Monitoring”, IEEE Trans. Biomed. Circuits Syst., vol. 5, No. 5, 2011, 459-467. [cited by applicant]
Aro, Aapo L., et al., “Prognostic significance of prolonged PR interval in the general population”, Eur. Heart J., vol. 35, No. 2, 2013, 123-129. [cited by applicant]
Arzeno, Natalia M., et al., “Analysis of First-Derivative Based QRS Detection Algorithms”, IEEE Trans. Biomed. Eng., vol. 55, No. 2, 2008, 478-484. [cited by applicant]
Assaad, Rida S., et al., “The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier”, IEEE J. Solid-State Circuits, vol. 44, No. 9, 2009, 2535-2542. [cited by applicant]
Bachler, Martin , et al., “Online and offline determination ofQT and PR interval and QRS duration in electrocardiography”, Proc. Joint Int. Conf. Pervasive Comput. Netw. World, 2012, 1-15. [cited by applicant]
Barro, S. , et al., “Classifying multichannel ECG patterns with an adaptive neural network”, IEEE Eng. Med. Biol. Mag., vol. 17, No. 1, 1998, 45-55. [cited by applicant]
Benjamin, Emelia J., et al., “Heart Disease and Stroke Statistics-2017 Update”, Circulation. 2017, vol. 135, 2017, e146-e603. [cited by applicant]
Bote, Jose Manuel, et al., “A Modular Low-Complexity ECG Delineation Algorithm for Real-Time Embedded Systems”, IEEE Journal of Biomedical and Health Informatics, vol. 22, No. 2, 2017, 429-441. [cited by applicant]
Cheng, Susan , et al., “Long-term Outcomes in Individuals with a Prolonged PR Interval or First-Degree Atrioventricular Block”, J. Amer. Med. Assoc., vol. 301, No. 24, 2009, 2571-2577. [cited by applicant]
Chuo, Yindar , et al., “Mechanically flexible wireless multisensor platform for human physical activity and vitals monitoring”, IEEE Trans. Biomed. Circuits Syst., vol. 4, No. 5, 2010, 281-294. [cited by applicant]
Comert, Zafer , et al., “Determination of QT interval on synthetic electrocardiogram”, Proc. 23nd Signal Process. Commun. Appl. Conf., 2015, 2569-2572. [cited by applicant]
Ferrari, Emile , et al., “The ECG in pulmonary embolism: Predictive value of negative T waves in precordial leads-80 case reports”, Chest, vol. 111, No. 3, 1997, 537-543. [cited by applicant]
Goldberger, Ary L., et al., “PhysioBank, PhysioToolkit, and PhysioNet”, Circulation, vol. 101, No. 23, 2000, e215-e220. [cited by applicant]
He, David Da, et al., “A 58 nW ECG ASIC with motion-tolerant heartbeat timing extraction for wearable cardiovascular monitoring”, IEEE Transactions on Biomedical Circuits and Systems, vol. 9, No. 3, 2015, 370-376. [cited by applicant]
Hou, Phan Chee, et al., “An embedded delta modulator system for coding speech signals”, Proc. 2nd Int. Conf. Electron. Des., 2014, 176-180. [cited by applicant]
Hu, Qisong , et al., “Asynchronous Communication for Wireless Sensors Using Ultra Wideband Impulse Radio”, IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), 2015, 1-4. [cited by applicant]
Hu, Qisong , et al., “Integrated Asynchronous Ultrawideband Impulse Radio With Intrinsic Clock and Data Recovery”, IEEE Microwave and Wireless Components Letters, vol. 27, No. 4, 2017, 416-418. [cited by applicant]
Husby, Michael P., et al., “The Association between the PR Interval and Left Ventricular Measurements in the Multiethnic Study of Atherosclerosis”, Cardiology Res. Practice, vol. 2015, Article ID 193698, 2015, 1-8. [cited by applicant]
Ieong, Chio-In , et al., “A 0.83-μW QRS detection processor using quadratic spline wavelet transform for wireless ECG acquisition in 0.35-μm CMOS”, IEEE Trans. Biomed. Circuits Syst., vol. 6, No. 6, 2012, 586-595. [cited by applicant]
Kadambe, Shubha , et al., “Wavelet transformbased QRS complex detector”, IEEE Trans. Biomed. Eng., vol. 46, No. 7, 1999, 838-848. [cited by applicant]
Khayatzadeh, Mahmood , et al., “A 0.7-V 17.4-u 3-Lead Wireless ECG SoC”, IEEE Trans. Biomed. Circuits Syst., vol. 7, No. 5, 2013, 583-592. [cited by applicant]
Kim, Hyejung , et al., “Motion Artifact Removal using Cascade Adaptive Filtering for Ambulatory ECG Monitoring System”, Proc. Biomed. Circuits Syst. Conf., 2012, 160-163. [cited by applicant]
Kobayashi, Takashi , et al., “Abstract 13451: Prolonged PR interval is significantly associated with increased risk of cardiovascular diseases and strokes in a population-based cohort study”, Circulation, vol. 130, Supp… [cited by applicant]
Krahn, Andrew D., et al., “Hysteresis of the RT interval with exercise”, Circulation, vol. 96, No. 5, 1997, 1551-1556. [cited by applicant]
Laguna, P. , et al., “A database for evaluation of algorithms for measurement of QT and other waveform intervals in the ECG”, Proc. Comput. Cardiology, 1997, 673-676. [cited by applicant]
Laguna, Pablo , et al., “Automatic Detection of Wave Boundaries in Multilead ECG Signals: Validation With the CSE Database”, Comput. Biomed. Res., vol. 27, No. 1, 1994, 45-60. [cited by applicant]
Li, Pengfei , et al., “High-Performance Personalized Heartbeat Classification Model for Long-Term ECG Signal”, IEEE Transactions on Biomedical Engineering, vol. 64, No. 1, 2017, 78-86. [cited by applicant]
Lin, Chao , et al., “P- and T-Wave Delineation in ECG Signals Using a Bayesian Approach and a Partially Collapsed Gibbs Sampler”, IEEE Trans. Biomed. Eng., vol. 57, No. 12, 2010, 2840-2849. [cited by applicant]
Liseth, Olav E., et al., “Power-efficient cross-correlation beat detection in electrocardiogram analysis using bitstreams”, IEEE Trans. Biomed. Circuits Syst., vol. 4, No. 6, 2010, 419-425. [cited by applicant]
Liu, Xin , et al., “A 457 nW Near-Threshold Cognitive Multi-Functional ECG Processor for Long-Term Cardiac Monitoring”, IEEE Journal of Solid-State Circuits, vol. 49, No. 11, 2014, 2422-2434. [cited by applicant]
Martinez, Juan Pablo, et al., “A Wavelet-Based ECG Delineator: Evaluation on Standard Databases”, IEEE Trans. Biomed. Eng., vol. 51, No. 4, 2004, 570-581. [cited by applicant]
Moody, George B., et al., “The Impact of the MIT-BIH Arrhythmia Database”, IEEE Eng. Med. Biol. Mag., vol. 20, No. 3, 2001, 45-50. [cited by applicant]
Morita, Hiroshi , et al., “The QT syndromes: long and short”, Lancet, vol. 372, No. 9640, 2008, 750-763. [cited by applicant]
Nallathambi, Gabriel , et al., “Integrate and Fire Pulse Train Automaton for QRS detection”, IEEE Trans. Biomed. Eng., vol. 61, No. 2, 2014, 317-326. [cited by applicant]
Pipberger, Hubert V., et al., “The P wave, PR interval, and QT ratio of the normal orthogonal electrocardiogram”, Circulation, vol. 18, No. 6, 1958, 1175-1180. [cited by applicant]
Porta, A. , et al., “Performance assessment of standard algorithms for dynamic RT interval measurement: Comparison between RT apex and RT end approach”, Med. Biol. Eng. Comput., vol. 36, No. 1, 1998, 35-42. [cited by applicant]
Qian, Chengliang , et al., “A Low-Power Configurable Neural Recording System for Epileptic Seizure Detection”, IEEE Trans. Biomed. Circuits Syst., vol. 7, No. 4, 2013, 499-512. [cited by applicant]
Ravanshad, Nassim , et al., “An event-based ECGmonitoring and QRS-detection system based on level-crossing sampling”, Proc. 2017 Iranian Conf. Electr. Eng., 2017, 302-307. [cited by applicant]
Rincon, Francisco , et al., “Development and Evaluation of Multilead Wavelet-Based ECG Delineation Algorithms for Embedded Wireless Sensor Nodes”, IEEE Trans. Inf. Technol. Biomed., vol. 15, No. 6, 2011, 854-863. [cited by applicant]
Roh, Hyungdong , et al., “A 0.6-V Delta-Sigma Modulator With Subthreshold-Leakage Suppression Switches”, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, No. 11, 2009, 825-829. [cited by applicant]
Roh, Jeongjin , et al., “A 0.9-V 60- uW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range”, IEEE J. Solid-State Circuits, vol. 43, No. 2, 2008, 361-370. [cited by applicant]
Roten, Laurent , et al., “Is 7-day event triggered ECG recording equivalent to 7-day Holter ECG recording for atrial fibrillation screening?”, Heart, vol. 98, 2012, 645-649. [cited by applicant]
Sai, Vyasa , et al., “Exploring Energy Efficient Architectures in Passive Wireless Nodes for IoT Applications”, IEEE Circuits and Systems Magazine, vol. 14, Vo. 2, 2014, 48-54. [cited by applicant]
Sayadi, Omid , et al., “Model-Based ECG Fiducial Points Extraction Using a Modified Extended Kalman Filter Structure”, Proc. First Int. Symp. Appl. Sci. Biomed. Commun. Technol., 2008, 1-5. [cited by applicant]
Speranza, G. , et al., “Beat-to-beat measurement and analysis of the RT interval in 24 h ECG Holter recordings”, Med. Biol. Eng. Comput., vol. 31, No. 5, 1993, 487-494. [cited by applicant]
Strumillo, P. , “Nested median filtering for detecting T-wave offset in ECGs”, Electronics Letters, vol. 38, No. 14, 2002, 682-683. [cited by applicant]
Sze, Vivienne , et al., “Hardware for Machine Learning: Challenges and Opportunities”, arXiv:1612.07625v5, 2017, 1-9. [cited by applicant]
Tang, X. , et al., “A RealTime QRS Detection System With PR/RT Interval and ST Segment Measurements for Wearable ECG Sensors Using Parallel Delta Modulators”, IEEE Transactions on Biomedical Circuits and Systems, vol. 1… [cited by applicant]
Tang, Xiaochen , et al., “Analog to Digital Feature Converter based on Oversampling Modulators for ECG Delineation”, IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), 2019, 121-124. [cited by applicant]
“AD7398/7399 Quad, Serial Input 12-Bit/10Bit DAC's”, Analog Devices, Tech. Rep, 2011. [cited by applicant]
“AD7401 Isolated Sigma-Delta Modulator”, Analog Devices, Tech. Rep., 2011. [cited by applicant]
“ADS131E04 Analog Front-End for Power Monitoring, Control and Protection”, Texas Instruments, Tech. Rep, 2013. [cited by applicant]
“Opal Kelly XEM 3001 User's Manual”, Opal Kelly Incorporated, 2004. [cited by applicant]
Andersson, Mattias , “Continuous-Time Delta-Sigma Modulators for Wireless Communication”, Lund Institute of Technology, 2014. [cited by applicant]
Cherry, James A, et al., “Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion”, Kluwer Academic Publishers, 2002. [cited by applicant]
Dias, Victor Da Fonte, “Signal Processing in the Sigma-Delta Domain”, Microelectronics Journal, 1995, 543-562. [cited by applicant]
Fujisaka, Hisato , et al., “Bit-Stream Signal Processing and its Application to Communication Systems”, Circuits, Devices and Systems, 2002, 159-166. [cited by applicant]
Fujisaka, Hisato , et al., “Sequence Characteristics of Multi-Level and Second-Order Sigma-Delta Modulated Signals”, Nonlinear Theory and Its Applications, IEICE, Jul. 1, 2013, 313-339. [cited by applicant]
Fujisaka, Hisato , et al., “Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing—Part II: Multiplication and Algebraic Functions”, Transactions on Circuits and Systems I: Regular Papers, IEEE, Sep. … [cited by applicant]
Fujisaka, Hisato , et al., “Sorter-Based Arithmetic Circuits for Sigma-Delta Domain Signal Processing-Part I; Addition, Approximate Transcendental Functions, and Log-Domain Operations”, Transactions on Circuits and Syst… [cited by applicant]
Hafshejani, E. H., et al., “A lowpower signal-dependent sampling technique: Analysis, implementation, and applications”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, No. 12, 2020, 4334-4347. [cited by applicant]
Hafshejani, E. H., et al., “Self-aware data processing for power saving in resource-contrained iot cyberphysical systems”, IEEE Sensors Journal. Vol. 22, No. 4, 2021, 3648-3659. [cited by applicant]
Hidaka, Yuji , et al., “Piecewise Linear Operations on Sigma-Delta Modulated Signals”, vol. 3, 2002, 983-986. [cited by applicant]
Horianopoulos, S. , et al., “Design Technique for Hardware Reduction in Delta Modulation FIR Filters”, International Journal of Electronics, 1991, 93-106. [cited by applicant]
Johns, David A, et al., “Design and Analysis of Delta-Sigma Based IIR Filters”, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Apr. 1993, 233. [cited by applicant]
Katao, Tsubasa , et al., “Single-Electron Arithmetic Circuits for Sigma-Delta Domain Signal Processing”, Nanotechnology NANO 2008. 8th IEEE Conference on Aug. 2008, 2008, 729-732. [cited by applicant]
Konstantinides, K. , et al., “An architecture for lossy compression of waveforms using piecewise-linear approximation”, IEEE Transactions on Signal Processing, Vo. 42, No. 9, 1994, 2449-2454. [cited by applicant]
Kouvaras, N. , et al., “A Technique for a Substantial Reduction of the Quantization Noise in the Direct Processing of Delta-Modulated Signals”, Signal Processing, 1985, 107-119. [cited by applicant]
Kouvaras, N. , “Modular network for direct complete addition of delta-modulated signals with minimum quantization error”, Int. J. Electronics, 1985, 587-595. [cited by applicant]
Kouvaras, N. , “Operations on Delta-Modulated Signals and Their Application in the Realization of Digital Filters”, Radio and Electronic Engineer, Sep. 1978, 431-438. [cited by applicant]
Kouvaras, N. , “Some Novel Elements for Delta-Modulated Signal Processing”, Radio and Electronic Engineer, May 1981, 241-250. [cited by applicant]
Lee, Ho-Yin , et al., “Designing Low Power of Sigma Delta Modulator for Biomedical Application, Biomedical Enginnering Applicatons, Basis & Communications”, Biomed, Eng. Appl. Basis Commun., vol. 17, 2005, 181-185. [cited by applicant]
Li, Y. , et al., “A sub-microwatt Asynchronous level-crossing adc for biomedical applications”, IEEE Transactions on Biomedical Circuits and Systems, vol. 7, No. 2, 2013, 149-157. [cited by applicant]
Li, Bingxin , “Design of Multi-bit Sigma-Delta Modulators for Digital Wireless Communications”, Kungl Royal Institute of Technology Department of Microelectronics & Information Technology, 2003. [cited by applicant]
Liang, Y. , et al., “Design of High Speed High SNR Bit-Stream Adder Based on Delta-Sigma Modulation”, Electronics Letters, May 2010, 752-753. [cited by applicant]
Liu, Yifei , et al., “Hardware-Efficient Delta Sigma-Based Digital Signal Processing Circuits for the Internet-of-Things”, Journal of Low Power Electronics and Applications, vol. 5, 2015, 234-256. [cited by applicant]
Mafi, H. , et al., “Digital calibration of elements mismatch in multirate predictive sar adcs”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 6, No. 12, 2019, 4571-4581. [cited by applicant]
Matsuyama, Kazutoshi , et al., “Arithmetic and Piecewise Linear Circuits for Sigma-Delta Domain Multi-Level Signal Processing”, International Symposium on Nonlinear Theory and its Applications. (NOLTA 2005), Oct. 2005, … [cited by applicant]
Moule, Eric C, et al., “Blue-Noise Sigma-Delta Modulator: Improving Substrate Noise and Nonlinear Amplifier Gain Effects”, Dept. of Electrical and Computer Engineering University of Rochester Rochester, NY USA, May 27, … [cited by applicant]
Ng, Chiu-Wa , et al., “Bit-Stream Adders and Multipliers for Tri-Level Sigma-Delta Modulators”, Transactions on Circuits and Systems II: Express Briefs, IEEE, Dec. 2007, 1082-1086. [cited by applicant]
O'Leary, P., et al., “Bit Stream Adder for Oversampling Coded Data”, Joanneum Research, Aug. 6, 1990. [cited by applicant]
Park, Sangil , “Principles of Sigma-Delta Modulation for Analog-to-Digital Converters”, Motorola Digital Signal Processors, 1990. [cited by applicant]
Pavan, Shanthi , et al., “A Power Optimized Continuous-Time Δσ ADC for Audio Applications”, IEEE Journal of Solid-State Circuits, Feb. 2008. [cited by applicant]
Pneumatikakis, A. , et al., “Realization of a high-order IIR delta signma filter”, Int. J. Electronics, 1995, 1071-1089. [cited by applicant]
Ravenshad, N. , et al., “A level-crossing based qrs-detection algorithm for wearable ecg sensors”, IEEE Journal of Biomedical and Health Informatics, vol. 18, No. 1, 2014, 183-192. [cited by applicant]
Schell, B. , et al., “A continuous-time ADC/DSP/DAC System with no Clock and with Activity-Dependent Power Dissipation”, IEEE Journal of Solid-State Circuits, vol. 43, No. 11, 2008, 2472-2481. [cited by applicant]
Schreier, Richard , “Delta Sigma Toolbox”, http://www.mathwords.com/matlabcentral/fileexchange/19-delta-sigma toolbox, Dec. 2011. [cited by applicant]
Tang, X. , et al., “A real-time arrhymia heartbeats classification algorithm using parallel delta modulations and rotated linear-kernel support vector machines”, IEEE Transactions on Biomedical Engineering, vol. 67, No.… [cited by applicant]
Tang, Xiaochen , et al., “A Real-Time QRS Detection System with PR/RT interval and ST Segment Measurements for Wearable ECG Sensors Using Parallel Delta Modulators”, IEEE Transactions on Biomedical Circuits and Systems,… [cited by applicant]
Tang, W. , et al., “Continuous Time Level Crossing Sampling ADC for Bio-potential Recording Systems”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, No. 6, 2013, 1407-1418. [cited by applicant]
Tang, X. , et al., “Delta Sigma Encoder for LowPower Wireless Bio-Sensors Using Ultrawideband Impulse Radio”, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, No. 7, 2017, 747-751. [cited by applicant]
Tang, Wei , “Hardware Efficient Digital Signal Processing Methods for Implementation of On-the Fly Delta Sigma Adder and Compressor Circuits”, Klipsch School of Electrical and Computer Engineering, New Mexico State Univ… [cited by applicant]
Weltin-Wu, C. , et al., “An event-driven clockless level-crossing adc with signal dependent adaptive resolution”, IEEE Journal of Solid-State Circuits, vol. 48, No. 9, 2013, 2180-2190. [cited by applicant]
Yoo, Jerald , et al., “An 8-Channel Scalable EEG Acquisition SoC with Fully Integrated Patient-Specific Seizure Classification and Recording Processor”, Solid-State Circuits Conference Digest of Technical Papers (ISSCC)… [cited by applicant]
Yoo, Jerald , et al., “An 8-Channel Scalable EEG Acquisition SoC with Patient-Specific Seizure Classification and Recording Processor”, Solid-State Circuits, IEEE Journal, Jan. 2013, 214-228. [cited by applicant]
Zhang, X. , et al., “A 2.89- μ W Dry-Electrode Enabled Clockless Wireless ECG SoC for Wearable Applications”, IEEE Journal of Solid-State Circuits, vol. 51, No. 10, 2016, 2287-2298. [cited by applicant]
Thomas, Julien , et al., “A multi-HMM approach to ECG segmentation”, Proc. 18th IEEE Int. Conf. Tools Artif. Intell., 2006, 609-616. [cited by applicant]
Vila, Jose Antonio, et al., “A New Approach for TU Complex Characterization”, IEEE Trans. Biomed. Eng., vol. 47, No. 6, 2000, 764-772. [cited by applicant]
Wescott, Tim , “Sampling: What Nyquist Didn't Say, and What to Do About It”, Wescott Des. Serv., Oregon, OR, USA, Tech. Rep., 2015, 1-27. [cited by applicant]
Xu, Sean Shensheng, et al., “Towards End-to-End ECG Classification With Raw Signal Extraction and Deep Neural Networks”, IEEE journal of biomedical and health informatics, vol. 23, No. 4, 2019, 1574-1584. [cited by applicant]
Yamaguchi, Masato , et al., “T wave peak-to-end interval and QT dispersion in acquired long QT syndrome: A new index for arrhythmogenicity”, Clin. Sci., vol. 105, No. 6, 2003, 671-676. [cited by applicant]
Yetman, Anji T., et al., “Long-term Outcome and Prognostic Determinants in Children With Hypertrophic Cardiomyopathy”, J. Amer. College Cardiology, vol. 32, No. 7, 1998, 1943-1950. [cited by applicant]
Yin, Shihui , et al., “A 1.06 μw smart ecg processor in 65 nm cmos for real-time biometric authentication and personal cardiac monitoring”, 2017 Symposium on VLSI Circuits, 2017, C102-C103. [cited by applicant]
Yu, Hang , et al., “A Two-Step Prediction ADC Architecture for Integrated Low Power Image Sensors”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, No. 1, 2017, 50-60. [cited by applicant]
Zhang, Xiaoyang , et al., “A 300-mV 220-nW Event-Driven ADC With Real-Time QRS Detection forWearable ECG Sensors”, IEEE Trans. Biomed. Circuits Syst., vol. 8, No. 6, 2014, 834-843. [cited by applicant]
Hsu, et al., “A 1V Low Power Second-Order Delta-Sigma Modulator for Biomedical Signal Application”, 35 Annual International Conference of the IEEE EMBS, Osaka, Japan, 2013, 2008-2011. [cited by applicant]
Pablo, et al., “Low Noise Front-End and ADC for Real-Time ECG System in CMOS Process”, IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS), 2019, 1-4. [cited by applicant]