IP Library Granted Patent US 12,439,744
Granted Patent B2
US 12,439,744 · App. 17/788,147 · Granted Oct 7, 2025

Semiconductor device with a bond pad and a sandwich passivation layer and manufacturing method thereof

Inventor: Ching-Lun Lee (Eindhoven, NL)
Assignee: ams-OSRAM AG
H10H20/84H01L23/3192H01L23/564H10F71/129H10F77/306H10F77/933H10H20/01H10H20/857H01L24/05H01L2224/03009H01L2224/0391H01L2224/04042H01L2224/05567H01L2224/05624H01L2224/05647H10H20/034H10H20/0364
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,439,744
App. No.
17/788,147
Granted
Oct 7, 2025
Kind
B2
Abstract

A method of forming a sandwich passivation layer ( 405 ) on a semiconductor device ( 400 ) comprising a bond pad ( 404 ) is provided. The method comprises forming a first layer ( 406 ) over a surface of the semiconductor device ( 400 ), removing a part of the first layer ( 406 ) to expose a surface of the bond pad ( 404 ), forming a second layer ( 407 ) over the first layer ( 406 ) and the surface of the bond pad ( 404 ), and forming a third layer ( 408 ) over the second layer ( 407 ), wherein the surface of the bond pad ( 404 ) is not in contact with the first layer ( 406 ) or third layer ( 408 ).

Claims (25)

1. A method of forming a sandwich passivation layer on a semiconductor device comprising a bond pad, the method comprising:

forming a first layer over a surface of the semiconductor device and over a top surface of the bond pad;

removing a part of the first layer to expose the top surface of the bond pad;

forming a second layer over the first layer and the top surface of the bond pad; and

forming a third layer over the second layer;

wherein the top surface of the bond pad is not in contact with the first layer or third layer, and wherein a wettability of the first layer and third layer is higher than a wettability of the second layer.

2. The method according to claim 1 wherein forming the first layer comprises forming the first layer on an initial layer formed on the semiconductor device, wherein removing the part of the first layer further comprises removing a part of the initial layer to expose the top surface of the bond pad, and wherein the top surface of the bond pad is not in contact with the initial layer.

3. The method according to claim 1 further comprising removing a part of the third layer and second layer to expose the top surface of the bond pad.

4. The method according to claim 1 wherein the first layer and third layer are formed from plasma-enhanced TEOS (PETEOS).

5. The method according to claim 1 wherein the second layer is formed from plasma enhanced oxide (PEOX).

6. The method according to claim 1 wherein the semiconductor device is an optical device.

7. The method according to claim 1 wherein the third layer is formed at a deposit rate of 500 A/min or below.

8. The method according to claim 1 wherein the first layer, the second layer, and the third layer are formed using same equipment.

9. A semiconductor device comprising:

a bond pad; and

a sandwich passivation layer comprising:

a first layer on a surface of the semiconductor device, wherein the first layer is formed on an initial layer formed on the semiconductor device;

a second layer on the first layer and on a top surface of the bond pad; and

a third layer on the second layer;

wherein the top surface of the bond pad is not in contact with the initial layer, first layer, or third layer, and wherein a wettability of the first layer and third layer is higher than a wettability of the second layer.

10. The semiconductor device according to claim 9 wherein the first layer and third layer are formed from plasma-enhanced TEOS (PETEOS).

11. The semiconductor device according to claim 9 wherein the second layer is formed from plasma enhanced oxide (PEOX).

12. The semiconductor device according to claim 9 wherein the semiconductor device is an optical device.

13. The semiconductor device according to claim 9 wherein the third layer is formed at a deposit rate of 500 A/min or below.

14. The semiconductor device according to claim 9 wherein the first layer, the second layer, and the third layer are formed using same equipment.

Assignments (2)
CHANGE OF NAME Recorded Aug 27, 2025
From: AMS AG
To: AMS-OSRAM AG
Reel/Frame 072583/0940 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2022
From: LEE, CHING-LUN
To: AMS AG
Reel/Frame 060277/0289 →
Continuity (2)
Provisional Application 62952990 · Dec 23, 2019
Related Publication 20230029075A1 · Jan 26, 2023
References Cited (18)
US 6365521B1 · Shubert · 2002 [cited by applicant]
US 6465044B1 · Jain · 2002 [cited by applicant]
US 7790051B1 · Carroll · 2010 [cited by examiner]
US 20070148805A1 · Kim · 2007 [cited by applicant]
US 20120248422A1 · Mine · 2012 [cited by examiner]
US 20120292728A1 · Tsai · 2012 [cited by examiner]
US 20180342552A1 · Ho · 2018 [cited by examiner]
US 20210118830A1 · Huang · 2021 [cited by examiner]
JP H438829A · 1992 [cited by examiner]
JP H0438829A · 1992 [cited by applicant]
JP H10270447A · 1998 [cited by applicant]
JP H11163034A · 1999 [cited by applicant]
JP 2003218110A · 2003 [cited by applicant]
International Searching Authority, Written Opinion of the International Searching Authority, International application No. PCT/EP2020/087337, Mar. 22, 2021, all pages. (Year: 2021). [cited by examiner]
International Searching Authority, International Search Report, International application No. PCT/EP2020/087337, Mar. 22, 2021, all pages. (Year: 2021). [cited by examiner]
Machine translation, Harada, Japanese Pat. Pub. No. JPH0438829A, translation date: Dec. 28, 2024, Espacenet, all pages. (Year: 2024). [cited by examiner]
International Search Report and Written Opinion issued in connection with PCT Patent Application No. PCT/EP2020/087337 dated Mar. 22, 2021. [cited by applicant]
EP Communication pursuant to Article 94(3) for parallel EP Application 20 828 749.0, dated Jul. 29, 2025, 8 pages (for informational purpose only). [cited by applicant]