IP Library Granted Patent US 12,442,850
Granted Patent B2
US 12,442,850 · App. 18/734,307 · Granted Oct 14, 2025

Semiconductor device configured for gate dielectric monitoring

Inventors: Edward John Coyne (Athenry, IE); John P. Meskell (Castleconnell, IE); Colm Patrick Heffernan (Limerick, IE); Mark Forde (Nenagh, IE); Shane Geary (Sixmilebridge, IE)
Assignee: Analog Devices International Unlimited Company
G01R31/2608H10D10/60H10D30/65H10D62/393H10D84/409
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,442,850
App. No.
18/734,307
Granted
Oct 14, 2025
Kind
B2
Abstract

The disclosed technology relates generally to semiconductor devices, and more particularly to semiconductor devices including a metal-oxide-semiconductor (MOS) transistor and are configured for accelerating and monitoring degradation of the gate dielectric of the MOS transistor. In one aspect, a semiconductor device configured with gate dielectric monitoring capability comprises a metal-oxide-semiconductor (MOS) transistor including a source, a drain, a gate, and a backgate region formed in a semiconductor substrate. The semiconductor device additionally comprises a bipolar junction transistor (BJT) including a collector, a base, and an emitter formed in the semiconductor substrate, wherein the backgate region of the MOS transistor serves as the base of the BJT and is independently accessible for activating the BJT. The MOS transistor and the BJT are configured to be concurrently activated by biasing the backgate region independently from the source of the MOS transistor, such that the base of the BJT injects carriers of a first charge type into the backgate region of the MOS transistor, where the first charge type is opposite charge type to channel current carriers.

Claims (36)

1. A method of monitoring a semiconductor device, the method comprising:

providing a semiconductor device comprising a metal-oxide-semiconductor (MOS) transistor comprising a source, a drain, a gate, and a backgate region, the semiconductor device further comprising a bipolar junction transistor (BJT) integrated on a same substrate with the MOS transistor, wherein a first well of a first dopant type forms the backgate region of the MOS transistor and serves as a base of the BJT and is independently accessible for activating the BJT, wherein the MOS transistor comprises an extended drain drift region comprising a second well of a second dopant type, opposite the first dopant type, between and abutting the drain and the first well; and

operating the semiconductor device in an accelerated stress mode in which a source voltage (V s ) applied to the source and a backgate voltage (V bg ) applied to the backgate region are different voltages.

2. The method of claim 1 , further comprising interchangeably operating the semiconductor device between the accelerated stress mode and a product mode, wherein in the product mode, the source and the backgate region are biased with a same voltage.

3. The method of claim 1 , wherein the MOS transistor is a double diffused metal-oxide-semiconductor (DMOS) transistor comprising the extended drain drift region covered by a field oxide between the drain and a channel of the DMOS transistor.

4. The method of claim 2 , wherein operating the semiconductor device in the accelerated stress mode further comprises:

activating the DMOS transistor by applying a gate voltage (V g ) to the gate that is greater in magnitude than the V s and the V bg , and further applying a drain voltage (V d ) to the drain; and

activating the BJT by applying the V bg that is greater in magnitude than the V s .

5. The method of claim 4 , wherein one or more of a difference between the V g and the V bg (V g −V bg ), a difference between the V g and the V d (V g −V d ) and a difference between the V d and the V bg (V d −V bg ) are kept substantially constant between the accelerated stress mode and the product mode.

6. A method of monitoring a semiconductor device, the method comprising:

activating a metal-oxide-semiconductor (MOS) transistor by inducing a conductive channel between a source and a drain of the MOS transistor under a gate bias; and

activating or deactivating a bipolar junction transistor (BJT) by applying a suitable bias to a backgate region of the MOS transistor, wherein a first well of a first dopant type forms the back gate region of the MOS transistor and serves as a base of the BJT and is independently accessible for activating the BJT, wherein the MOS transistor comprises an extended drain drift region comprising a second well of a second dopant type, opposite the first dopant type, between and abutting the drain and the first well, thereby injecting carriers of a first type to the backgate region, the carriers of the first type being opposite charge type to channel current carriers.

7. The method of claim 6 , wherein the MOS transistor is a double diffused metal-oxide-semiconductor (DMOS) transistor.

8. The method of claim 7 , wherein activating the DMOS transistor and activating the BJT comprises:

applying a drain voltage (V d ) to the drain of the DMOS transistor, wherein the drain is electrically connected to a collector of the BJT;

applying a backgate voltage (V bg ) to the backgate region of the DMOS transistor, wherein the backgate region of the DMOS serves as the base of the BJT; and

applying a source voltage (V s ) to a source of the DMOS transistor, wherein the source of the DMOS transistor serves as an emitter of the BJT, wherein the V bg and the V s are different.

9. The method of claim 8 , wherein deactivating the BJT comprises applying the same magnitude of the V bg and the V s .

10. The method of claim 9 , wherein one or more of a difference between the V g and the V bg (V g −V bg ), a difference between the V g and the V d (V g −V d ) and a difference between the V d and the V bg (V d −V bg ) are kept substantially constant between activating and deactivating the BJT.

11. The method of claim 8 , further comprising applying a gate voltage (V g ) to a gate of the DMOS transistor.

12. The method of claim 8 , wherein applying the V bg to the backgate region activates the BJT and injects the carriers of the first type to the backgate region.

13. The method of claim 8 , wherein the DMOS transistor is an n-channel DMOS transistor such that the carriers of the first type injected to the backgate region are holes.

14. The method of claim 8 , further comprising increasing the V bg to the backgate region to increase the carriers of the first type.

15. The method of claim 8 , further comprising applying a ground voltage to both the source and the backgate region of the DMOS transistor.

16. A method of operating a semiconductor device which includes a double diffused metal-oxide-semiconductor (DMOS) transistor, the method comprising:

providing a first well of a first dopant type forming a backgate region of the DMOS transistor, and an extended drain drift region of the DMOS transistor comprising a second well of a second dopant type, opposite the first dopant type, between and abutting a drain of the DMOS transistor and the first well;

activating the DMOS transistor by inducing a conductive channel between a source and the drain of the DMOS transistor under a gate bias; and

flowing a current of a first type of carrier through the conductive channel by applying a bias between the source and the drain, wherein by flowing the current of a first type of carrier, a current of a second type of carrier opposite the first charge type of the first type of carrier flows in the opposite direction, and wherein the current of the second type of carrier causes a failure of a gate dielectric of the DMOS transistor.

17. The method of claim 16 , wherein activating the DMOS transistor comprises:

applying a drain voltage (V d ) to the drain of the DMOS transistor;

applying a backgate voltage (V bg ) to the backgate region of the DMOS transistor;

applying a source voltage (V s ) to the source of the DMOS transistor, wherein the V s and the V bg are the same voltage; and

applying a gate voltage (V g ) to a gate of the DMOS transistor.

18. The method of claim 17 , further comprising activating a bipolar junction transistor (BJT) by applying the V bg that is higher in magnitude than the V s , wherein the backgate region of the DMOS transistor serves as a base of the BJT and is independently accessible for activating the BJT, thereby injecting carriers of the second type to the backgate region.

19. The method of claim 18 , wherein applying the voltage of the V bg and the V s deactivates the BJT.

20. The method of claim 19 , wherein one or more of a difference between the V g and the V bg (V g −V bg ), a difference between the V g and the V d (V g −V d ) and a difference between the V d and V bg (V d −V bg ) are kept substantially constant between activating and deactivating the BJT.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2024
From: COYNE, EDWARD JOHN; MESKELL, JOHN P.; HEFFERNAN, COLM PATRICK; FORDE, MARK; GEARY, SHANE
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 067634/0903 →
Continuity (3)
Continuation 16996458 · Aug 18, 2020
Provisional Application 62897729 · Sep 9, 2019
Related Publication 20250004034A1 · Jan 2, 2025
References Cited (113)
US 4385337A · Asano et al. · 1983 [cited by applicant]
US 4811065A · Cogan · 1989 [cited by applicant]
US 5218228A · Williams et al. · 1993 [cited by applicant]
US 6137140A · Efland et al. · 2000 [cited by applicant]
US 6242787B1 · Nakayama et al. · 2001 [cited by applicant]
US 6275059B1 · Sah · 2001 [cited by examiner]
US 6365932B1 · Kouno et al. · 2002 [cited by applicant]
US 6756274B2 · Williams et al. · 2004 [cited by applicant]
US 6833586B2 · Tsuchiko · 2004 [cited by applicant]
US 6894349B2 · Beasom · 2005 [cited by applicant]
US 7009261B2 · Nakashima · 2006 [cited by applicant]
US 7285828B2 · Salcedo et al. · 2007 [cited by applicant]
US 7446375B2 · Xu et al. · 2008 [cited by applicant]
US 7504692B2 · Dudek et al. · 2009 [cited by applicant]
US 7514329B2 · Pendharkar et al. · 2009 [cited by applicant]
US 7566914B2 · Salcedo et al. · 2009 [cited by applicant]
US 7601991B2 · Salcedo et al. · 2009 [cited by applicant]
US 7687853B2 · Penharkar et al. · 2010 [cited by applicant]
US 7910999B2 · Lee et al. · 2011 [cited by applicant]
US 7911024B2 · Ho et al. · 2011 [cited by applicant]
US 7960222B1 · Kwon · 2011 [cited by applicant]
US 8044457B2 · Salcedo et al. · 2011 [cited by applicant]
US 8222698B2 · Salcedo et al. · 2012 [cited by applicant]
US 8278710B2 · Khemka et al. · 2012 [cited by applicant]
US 8319255B2 · Vashchenko · 2012 [cited by applicant]
US 8320091B2 · Salcedo et al. · 2012 [cited by applicant]
US 8368116B2 · Salcedo et al. · 2013 [cited by applicant]
US 8378420B2 · Mallikarjunaswamy · 2013 [cited by applicant]
US 8416543B2 · Salcedo · 2013 [cited by applicant]
US 8422187B2 · Parthasarathy et al. · 2013 [cited by applicant]
US 8432651B2 · Salcedo et al. · 2013 [cited by applicant]
US 8466489B2 · Salcedo et al. · 2013 [cited by applicant]
US 8553380B2 · Salcedo · 2013 [cited by applicant]
US 8564065B2 · Donovan et al. · 2013 [cited by applicant]
US 8592860B2 · Salcedo et al. · 2013 [cited by applicant]
US 8610251B1 · Salcedo · 2013 [cited by applicant]
US 8637899B2 · Salcedo · 2014 [cited by applicant]
US 8665571B2 · Salcedo et al. · 2014 [cited by applicant]
US 8680620B2 · Salcedo et al. · 2014 [cited by applicant]
US 8704303B2 · Mallikarjunaswamy · 2014 [cited by applicant]
US 8723227B2 · Salcedo et al. · 2014 [cited by applicant]
US 8796729B2 · Clarke et al. · 2014 [cited by applicant]
US 8860080B2 · Salcedo · 2014 [cited by applicant]
US 8946822B2 · Salcedo et al. · 2015 [cited by applicant]
US 8947841B2 · Salcedo et al. · 2015 [cited by applicant]
US 8958187B2 · Parthasarathy et al. · 2015 [cited by applicant]
US 9006781B2 · Salcedo et al. · 2015 [cited by applicant]
US 9088256B2 · Cosgrave et al. · 2015 [cited by applicant]
US 9123540B2 · Salcedo et al. · 2015 [cited by applicant]
US 9147677B2 · Salcedo et al. · 2015 [cited by applicant]
US 9153666B1 · Iravani et al. · 2015 [cited by applicant]
US 9171832B2 · Salcedo et al. · 2015 [cited by applicant]
US 9184098B2 · Salcedo et al. · 2015 [cited by applicant]
US 9209683B2 · Kalnitsky · 2015 [cited by applicant]
US 9275991B2 · Salcedo et al. · 2016 [cited by applicant]
US 9293912B2 · Parthasarathy et al. · 2016 [cited by applicant]
US 9478608B2 · Salcedo et al. · 2016 [cited by applicant]
US 9525078B2 · Li et al. · 2016 [cited by applicant]
US 9634482B2 · Parthasarathy et al. · 2017 [cited by applicant]
US 9666671B2 · Zhang et al. · 2017 [cited by applicant]
US 10050115B2 · Brown et al. · 2018 [cited by applicant]
US 10249708B2 · Yoshida et al. · 2019 [cited by applicant]
US 10269916B2 · Xia et al. · 2019 [cited by applicant]
US 10290702B2 · Stuber et al. · 2019 [cited by applicant]
US 12032014B2 · Coyne et al. · 2024 [cited by applicant]
US 20020017683A1 · Jeon · 2002 [cited by applicant]
US 20020081783A1 · Lee et al. · 2002 [cited by applicant]
US 20020149067A1 · Mitros et al. · 2002 [cited by applicant]
US 20030071291A1 · Beasom · 2003 [cited by examiner]
US 20040251492A1 · Lin · 2004 [cited by applicant]
US 20060033163A1 · Chen · 2006 [cited by applicant]
US 20070158681A1 · Kim et al. · 2007 [cited by applicant]
US 20080164520A1 · Darwish · 2008 [cited by applicant]
US 20080296697A1 · Hsu · 2008 [cited by examiner]
US 20100052060A1 · Lai · 2010 [cited by examiner]
US 20100327343A1 · Salcedo et al. · 2010 [cited by applicant]
US 20110127602A1 · Mallikarjunaswamy · 2011 [cited by applicant]
US 20130001685A1 · Shirakawa et al. · 2013 [cited by applicant]
US 20130120026A1 · Zanchi · 2013 [cited by applicant]
US 20130320945A1 · Kalnitsky · 2013 [cited by applicant]
US 20150255450A1 · Shrivastava et al. · 2015 [cited by applicant]
US 20150340448A1 · Babcock et al. · 2015 [cited by applicant]
US 20160035891A1 · Xu et al. · 2016 [cited by applicant]
US 20160071962A1 · Senapati et al. · 2016 [cited by applicant]
US 20160204096A1 · Zhao et al. · 2016 [cited by applicant]
US 20160261110A1 · Ivanov et al. · 2016 [cited by applicant]
US 20160285255A1 · O'Donnell et al. · 2016 [cited by applicant]
US 20160300830A1 · Salcedo et al. · 2016 [cited by applicant]
US 20160336740A1 · Parthasarathy et al. · 2016 [cited by applicant]
US 20160336744A1 · Parthasarathy et al. · 2016 [cited by applicant]
US 20170102358A1 · Hoffman · 2017 [cited by examiner]
US 20170229536A1 · Stuber et al. · 2017 [cited by applicant]
US 20170243862A1 · Parthasarathy et al. · 2017 [cited by applicant]
US 20170256534A1 · Parthasarathy et al. · 2017 [cited by applicant]
US 20170299649A1 · Coyne et al. · 2017 [cited by applicant]
US 20170299650A1 · Coyne · 2017 [cited by examiner]
US 20170317070A1 · Salcedo et al. · 2017 [cited by applicant]
US 20170366002A1 · Zhao et al. · 2017 [cited by applicant]
US 20180026440A1 · Zhao et al. · 2018 [cited by applicant]
US 20190189737A1 · Koshimizu et al. · 2019 [cited by applicant]
EP 2434546A1 · 2012 [cited by applicant]
TW I562374B · 2016 [cited by applicant]
TW I646653B · 2019 [cited by applicant]
English Translation of Office Action dated Apr. 23, 2021 in Taiwanese Application No. 109130191. [cited by applicant]
Office Action dated Apr. 23, 2021 in Taiwanese Application No. 109130191. [cited by applicant]
Office Action dated Dec. 22, 2023 in Chinese Application No. 202010940339.5. [cited by applicant]
Han et al., “Improving Breakdown Voltage of LDMOS Using a Novel Cost Effective Design”, IEEE Transactions on Semiconductor Manufacturing, vol. 26, No. 2, May 2013, pp. 248-252. [cited by applicant]
Salcedo et al., “Electrostatic Discharge Protection Framework for Mixed-Signal High Voltage CMOS Applications”, IEEE International Conference on Solid-State and Integrated-Circuit Technology, 2008, 4 pages. [cited by applicant]
Salcedo et al., “Analysis of Safe Operating Area of NLDMOS and PLDMOS Transistors Subject to Transient Stresses,” in IEEE Transactions on Electron Devices, vol. 57, No. 10, pp. 2655-2663, Oct. 2010, 9 pages. [cited by applicant]
Theeuwen et al., “Amplify the future—LDMOS Ruggedness Reliability”, Original publication: Microwave Journal, technical feature, Apr. 2009, pp. 96-104 (2009), 5 pages. [cited by applicant]
Office Action dated Jul. 2, 2024 in German Application No. 10 2020 123 481.3, 10 pages. [cited by applicant]
Sah, Chih-Tang, “DCIV Diagnosis for Submicron MOS Transistor Design, Process, Reliability and Manufacturing,” © 2001 IEEE, 16 pages. [cited by applicant]
Sah et al., “Profiling Interface Traps in MOS Transistors by the DC Current-Voltage Method,” IEEE Electron Device Letters, vol. 17, No. 2, Feb. 1996. [cited by applicant]