IP Library Granted Patent US 12,451,075
Granted Patent B2
US 12,451,075 · App. 18/934,637 · Granted Oct 21, 2025

Driving circuit and display device using the same

Inventors: Wookyu Sang (Paju-si, KR); Moonsoo Chung (Paju-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/3233G09G3/3266G09G3/3283G09G2300/0426G09G2300/0809G09G2310/0243G09G2310/08G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,451,075
App. No.
18/934,637
Granted
Oct 21, 2025
Kind
B2
Abstract

Disclosed is an electroluminescent display device using a variable refresh rate (VRR) mode. The purpose of the present disclosure is to reduce the occurrence of a difference in luminance at a time point of a refresh rate change, thereby preventing viewers from perceiving the variation of the refresh rate.

Claims (40)

1. A display device comprising:

a display panel including a display area including a plurality of pixels and non-display area surrounding the display area;

a scan driver on the non-display area on both sides of the display area of the display panel; and

a light emission signal driver on the non-display area adjacent to the scan driver of the display panel,

wherein each the plurality of pixels includes:

an electroluminescent device;

a pixel circuit including:

a driving transistor including a source electrode, a drain electrode, and a gate electrode, the driving transistor supplying a driving current to the electroluminescent device;

at least one NMOS switching transistor configured to connect the drain electrode of the driving transistor and the gate electrode of the driving transistor in accordance with a scan signal supplied from the scan driver; and

at least one PMOS switching transistor,

wherein the pixel circuit is operable to vary a refresh rate of the electroluminescent device into a first refresh rate and a second refresh rate that is lower than the first refresh rate including at least one refresh frame period and at least one hold frame period, and

wherein the at least one refresh frame period and the at least one hold frame period each includes a bias period.

2. The display device of claim 1 , wherein the pixel circuit further includes:

at least one light emission control transistor connected between a first power supply voltage and the electroluminescent device, the at least one light emission control transistor configured to form a current path through which the driving current flows.

3. The display device of claim 2 , wherein the at least one light emission control transistor includes:

a first light emission control transistor connected between the first power supply voltage and the source electrode of the driving transistor; and

a second light emission control transistor connected between the drain electrode of the driving transistor and the electroluminescent device.

4. The display device of claim 3 , wherein gate electrodes of the first light emission control transistor and the second light emission control transistor receive a light emission signal supplied from the light emission signal driver.

5. The display device of claim 1 , wherein the pixel circuit further includes:

a first bias transistor that is configured to apply a first bias voltage to the drain electrode of the driving transistor in accordance with a scan signal supplied from the scan driver.

6. The display device of claim 5 , wherein the pixel circuit further includes:

a second bias transistor that is configured to apply a second bias voltage to a pixel electrode of the electroluminescent device in accordance with the scan signal supplied from the scan driver.

7. The display device of claim 6 , wherein a first bias voltage and a second bias voltage are supplied to the pixel circuit through a plurality of power supply lines in the bias period.

8. The display device of claim 6 , wherein the first bias voltage and the second bias voltage have different or same voltage levels.

9. The display device of claim 6 , wherein the first bias voltage has a first voltage and a second voltage that is higher than the first voltage, and

wherein, before and after switching from the first refresh rate to the second refresh rate, the first voltage and second voltage of the first bias voltage are dynamically controlled.

10. The display device of claim 9 , wherein the first voltage is controlled to a voltage higher by a first level in a first refresh frame period after switching to the second refresh rate.

11. The display device of claim 10 , wherein the second bias voltage is controlled to a voltage that is lower by a first level in the first refresh frame period after switching to the second refresh rate.

12. The display device of claim 9 , wherein the second voltage is controlled to a voltage that is lower by a first level in a hold frame period after switching to the second refresh rate.

13. The display device of claim 9 , wherein, after switching to the second refresh rate, the first voltage is controlled to a voltage that is higher by a first level in a refresh frame period and the second voltage is controlled to a voltage that is lower by the first level in a hold frame period.

14. The display device of claim 9 , wherein the first voltage is controlled to a voltage that is higher by a first level in a hold frame period immediately before switching to the second refresh rate.

15. The display device of claim 9 , wherein the second bias voltage is controlled to a voltage that is higher by a first level in the at least one hold frame period after switching to the second refresh rate.

16. The display device of claim 1 , wherein the pixel circuit includes at least one capacitor between a high potential voltage and the gate electrode of the driving transistor.

17. The display device of claim 1 , wherein the pixel circuit further includes:

a data supply transistor configured to connect the source electrode of the driving transistor and a data line in accordance with the scan signal supplied from the scan driver.

18. The display device of claim 17 , wherein the scan signal includes:

a first scan signal applied to a gate electrode of a compensation transistor;

a second scan signal applied to gate electrodes of a first and a second bias transistors; and

a third scan signal applied to a gate electrode of the data supply transistor.

19. The display device of claim 1 , wherein the light emission signal driver varies a duty ratio of a light emitting signal according to the refresh rate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2024
From: SANG, WOOKYU; CHUNG, MOONSOO
To: LG DISPLAY CO., LTD.
Reel/Frame 069291/0714 →
Priority Claims (1)
KR 10-2020-0103392 · Aug 18, 2020 · national
Continuity (4)
Continuation 18486090 · Oct 12, 2023
Continuation 17944930 · Sep 14, 2022
Continuation 17379876 · Jul 19, 2021
Related Publication 20250061858A1 · Feb 20, 2025
References Cited (36)
US 10424255B2 · Pyo et al. · 2019 [cited by applicant]
US 10810930B2 · Shim et al. · 2020 [cited by applicant]
US 10916198B2 · Lin et al. · 2021 [cited by applicant]
US 10930222B2 · Pyo et al. · 2021 [cited by applicant]
US 11282462B2 · Lin et al. · 2022 [cited by applicant]
US 11651736B2 · Lin et al. · 2023 [cited by applicant]
US 11887546B2 · Lin et al. · 2024 [cited by applicant]
US 20170124958A1 · Pyo et al. · 2017 [cited by applicant]
US 20180151109A1 · Shim · 2018 [cited by examiner]
US 20190362678A1 · Shin et al. · 2019 [cited by applicant]
US 20200211475A1 · Park et al. · 2020 [cited by applicant]
US 20200226978A1 · Lin et al. · 2020 [cited by applicant]
US 20210020109A1 · Lin et al. · 2021 [cited by applicant]
US 20210118361A1 · Li · 2021 [cited by applicant]
US 20210183321A1 · Pyo et al. · 2021 [cited by applicant]
US 20210287605A1 · Wang et al. · 2021 [cited by applicant]
US 20220180812A1 · Lin et al. · 2022 [cited by applicant]
US 20220199010A1 · Zhao et al. · 2022 [cited by applicant]
US 20230237965A1 · Lin et al. · 2023 [cited by applicant]
CN 108109583A · 2018 [cited by applicant]
CN 109087610A · 2018 [cited by applicant]
CN 111383596A · 2020 [cited by applicant]
CN 111489646A · 2020 [cited by applicant]
JP 2016170385A · 2016 [cited by applicant]
JP 2017083813A · 2017 [cited by applicant]
JP 2020112795A · 2020 [cited by applicant]
KR 1020200087711A · 2020 [cited by applicant]
European Patent Office, Extended European Search Report, EP Patent Application No. 21191057.5, Jan. 14, 2022, 13 pages. [cited by applicant]
Japanese Office Action, Japan Patent Office Application No. 2021-133197, Jul. 12, 2022, 14 pages. [cited by applicant]
Korean Intellectual Property Office, Office Action, Korean Patent Application No. 10-2020-0103392, Feb. 20, 2024, 21 pages. [cited by applicant]
Taiwanese Office Action and Search Report (with English Concise Explanation of Relevance), Taiwan Intellectual Property Office Patent Application No. 110126086, Jun. 30, 2022, 13 pages. [cited by applicant]
The Japan Patent Office, Office Action, Japanese Patent Application No. 2021-133197, May 9, 2023, six pages. [cited by applicant]
The Japan Patent Office, Office Action, Japanese Patent Application No. 2023-194579, Jul. 16, 2024, 14 pages. [cited by applicant]
United States Office Action, U.S. Appl. No. 17/379,876, filed Mar. 16, 2022, ten pages. [cited by applicant]
United States Office Action, U.S. Appl. No. 17/944,930, filed Mar. 30, 2023, eight pages. [cited by applicant]
United States Office Action, U.S. Appl. No. 18/486,090, filed May 9, 2024, seven pages. [cited by applicant]