IP Library › Granted Patent US 12,453,276
Granted Patent B2
US 12,453,276 · App. 18/194,427 · Granted Oct 21, 2025

Display panel

Inventors: Weiyun Huang (Beijing, CN); Yudiao Cheng (Beijing, CN); Pinchao Gu (Beijing, CN)
Assignees: CHENGDU OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
H10K50/844H10K59/122H10K71/00H10K59/1201H10K2102/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,453,276
App. No.
18/194,427
Granted
Oct 21, 2025
Kind
B2
Abstract

This disclosure relates to a display panel and a manufacturing method thereof, and a display device. The display panel includes a display area, an opening area and an isolation area located between the display area and the opening area and surrounding the opening area, and includes: a base substrate; a driving circuit layer including a thin film transistor and a storage capacitor that are formed on the base substrate and located in the display area, the thin film transistor including a gate electrode, a first gate insulating layer, an interlayer dielectric layer and source and drain electrodes that are sequentially formed, the storage capacitor including a first electrode plate on the same layer as the gate electrode, and a second electrode plate; a first isolation column formed on the base substrate and located in the isolation area.

Claims (40)

1. A display panel, comprising a display area, an opening area and an isolation area between the display area and the opening area, the isolation area being at least partially arranged around the opening area, and the display panel comprising: a base substrate; a driving circuit layer comprising a thin film transistor and a storage capacitor that are formed on the base substrate and located in the display area, in which the thin film transistor comprises a gate electrode, a first gate insulating layer formed at a side of the gate electrode away from the base substrate, an interlayer dielectric layer formed at a side of the first gate insulating layer away from the base substrate, and source and drain electrodes formed at a side of the interlayer dielectric layer away from the base substrate; the storage capacitor comprises a first electrode plate arranged on the same layer as the gate electrode, and a second electrode plate; a first isolation column formed on the base substrate and located in the isolation area; in which the first isolation column is arranged around the opening area and comprises a first metal layer, a first insulating layer formed at a side of the first metal layer away from the base substrate, a second insulating layer formed at a side of the first insulating layer away from the base substrate, and a second metal layer formed at a side of the second insulating layer away from the base substrate; the second insulating layer comprises a first portion, a second portion and a first inclined portion connecting the first portion and the second portion, wherein an orthographic projection of the first inclined portion on the base substrate at least partially overlaps with an orthographic projection of the first metal layer on the base substrate, and an orthographic projection of the second portion on the base substrate is within the orthographic projection of the first metal layer on the base substrate; the second metal layer is located at a side of the second portion away from the base substrate.

2. The display panel according to claim 1 , wherein a notch surrounding the opening area is arranged at a side of the second metal layer facing towards the display area and/or a side of the second metal layer facing towards the opening area.

3. The display panel according to claim 1 , wherein an overlapping area of the orthographic projection of the second portion of the second insulating layer on the base substrate and the orthographic projection of the first metal layer on the base substrate is larger than an overlapping area of the orthographic projection of the first inclined portion of the second insulating layer on the base substrate and the orthographic projection of the first metal layer on the base substrate.

4. The display panel according to claim 1 , wherein the orthographic projection of the first portion of the second insulating layer on the base substrate does not overlap with the orthographic projection of the first metal layer on the base substrate.

5. The display panel according to claim 1 , wherein a slope angle of the first inclined portion is less than 90°.

6. A display device, comprising the display panel according to claim 1 .

7. The display panel according to claim 1 , wherein

a buffer layer is further provided between the base substrate and the driving circuit layer;

the thin film transistor further comprises a semiconductor layer and a second gate insulating layer sequentially formed on the buffer layer, and the second gate insulating layer is between the gate electrode and the semiconductor layer.

8. The display panel according to claim 7 , wherein

the first isolation column further comprises a third insulating layer and a fourth insulating layer, the third insulating layer is arranged on the same layer as the second gate insulating layer, and the fourth insulating layer is arranged on the same layer as the buffer layer.

9. The display panel according to claim 8 , wherein the display panel further comprises:

a planarization layer located in the display area and covering the thin film transistor;

a pixel defining layer located in the display area and formed on the planarization layer for defining a plurality of pixel units;

a first barrier dam arranged around the opening area, the first barrier dam being arranged on the same layer as the pixel defining layer;

a second barrier dam arranged around the opening area; in which the second barrier dam is located at a side of the first barrier dam close to the opening area, and comprises a first barrier portion arranged on the same layer as the planarization layer and a second barrier portion arranged on the same layer as the pixel defining layer; a height of the second barrier dam is greater than that of the first barrier dam.

10. The display panel according to claim 9 , wherein the display panel further comprises a second isolation column formed on the base substrate and located in the isolation area, the second isolation column is arranged around the opening area, and the second isolation column at least comprises a fourth metal layer that has the same structure with the second metal layer and is arranged on the same layer as the second metal layer;

wherein the first barrier dam and the second barrier dam are positioned between the first isolation column and the second isolation column.

11. The display panel according to claim 10 , wherein the second isolation column further comprises a fifth metal layer, a fifth insulating layer and a sixth insulating layer, the fifth metal layer is arranged on the same layer as the first electrode plate or the second electrode plate; the fifth insulating layer is arranged on the same layer as the first gate insulating layer; the sixth insulating layer is arranged on the same layer as the interlayer dielectric layer;

wherein the sixth insulating layer comprises a third portion, a fourth portion and a second inclined portion connecting the third portion and the fourth portion, a slope angle of the second inclined portion is the same as that of the first inclined portion, and the fourth metal layer is located at a side of the fourth portion away from the base substrate.

12. The display panel according to claim 11 , wherein the fifth metal layer is arranged on the same layer as the first electrode plate;

the second isolation column further comprises a sixth metal layer that is arranged on the same layer as the second electrode plate.

13. The display panel according to claim 1 , wherein an orthographic projection of the second metal layer on the base substrate is within an orthographic projection of the first metal layer on the base substrate.

14. The display panel according to claim 13 , wherein the first metal layer has the same material as the first electrode plate;

the first isolation column further comprises a third metal layer having the same material as the second electrode plate.

15. The display panel according to claim 14 , wherein the first insulating layer comprises a first portion, a second portion and a first inclined portion connecting the first portion and the second portion, and

wherein an orthographic projection of the first portion of the first insulating layer on the base substrate does not overlap with the orthographic projection of the first metal layer on the base substrate, and an orthographic projection of the first inclined portion of the first insulating layer on the base substrate at least partially overlaps with the orthographic projection of the first metal layer on the base substrate.

16. The display panel according to claim 15 , wherein an overlapping area of the orthographic projection of the second portion of the first insulating layer on the base substrate and the orthographic projection of the first metal layer on the base substrate is larger than an overlapping area of the orthographic projection of the first inclined portion of the first insulating layer on the base substrate and the orthographic projection of the first metal layer on the base substrate.

17. The display panel according to claim 14 , wherein the orthographic projection of the second metal layer on the base substrate is within an orthographic projection of the third metal layer on the base substrate;

the orthographic projection of the third metal layer on the base substrate is within the orthographic projection of the first metal layer on the base substrate.

18. The display panel according to claim 17 , wherein the orthographic projection of the second portion of the second insulating layer on the base substrate is within the orthographic projection of the third metal layer on the base substrate, and the orthographic projection of the first inclined portion of the second insulating layer on the base substrate at least partially overlaps with the orthographic projection of the third metal layer on the base substrate.

19. The display panel according to claim 17 , wherein

in the same cross-sectional plane, a ratio of a cross-sectional width of the second metal layer to a cross-sectional width of the first metal layer is greater than or equal to 0.4 and less than or equal to 0.7;

in the same cross-sectional plane, a ratio of the cross-sectional width of the second metal layer to a cross-sectional width of the third metal layer is greater than or equal to 0.5 and less than or equal to 0.9;

in the same cross-sectional plane, a ratio of the cross-sectional width of the third metal layer to the cross-sectional width of the first metal layer is greater than or equal to 0.58 and less than 1;

wherein the cross-sectional plane is a plane extending in a radial direction of the first isolation column.

20. The display panel according to claim 19 , wherein

the cross-sectional width of the first metal layer is 6.5 μm to 8.5 μm;

the cross-sectional width of the second metal layer is 3.5 μm to 4.5 μm;

the cross-sectional width of the third metal layer is 5 μm to 7 μm.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE LAST NAME OF INVENTOR PREVIOUSLY RECORDED AT REEL: 63201 FRAME: 162. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Aug 27, 2024
From: HUANG, WEIYUN; CHENG, YUDIAO; GU, PINCHAO
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 068731/0360 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2023
From: HUANG, WEIYUN; CHENG, YUDIAO; HU, PINCHAO
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 063201/0162 →
Continuity (2)
Continuation 17271248
Related Publication 20230309337A1 · Sep 28, 2023
References Cited (50)
US 10199448B2 · Kim et al. · 2019 [cited by applicant]
US 10205122B2 · Choi et al. · 2019 [cited by applicant]
US 10276837B2 · Narutaki et al. · 2019 [cited by applicant]
US 10461284B2 · Narutaki et al. · 2019 [cited by applicant]
US 10497900B2 · Choi et al. · 2019 [cited by applicant]
US 10535725B2 · Kim et al. · 2020 [cited by applicant]
US 10608062B2 · Takahashi et al. · 2020 [cited by applicant]
US 10868102B1 · Zhang et al. · 2020 [cited by applicant]
US 20170148856A1 · Choi et al. · 2017 [cited by applicant]
US 20170373129A1 · Kim et al. · 2017 [cited by applicant]
US 20180102502A1 · Kim · 2018 [cited by applicant]
US 20190019993A1 · Narutaki et al. · 2019 [cited by applicant]
US 20190157373A1 · Kim et al. · 2019 [cited by applicant]
US 20190157614A1 · Choi et al. · 2019 [cited by applicant]
US 20190280249A1 · Narutaki et al. · 2019 [cited by applicant]
US 20190334120A1 · Seo et al. · 2019 [cited by applicant]
US 20190363146A1 · Takahashi et al. · 2019 [cited by applicant]
US 20200136068A1 · Lee et al. · 2020 [cited by applicant]
US 20200168683A1 · Son et al. · 2020 [cited by applicant]
CN 106887523A · 2017 [cited by applicant]
CN 206282861U · 2017 [cited by applicant]
CN 107104077A · 2017 [cited by applicant]
CN 107546245A · 2018 [cited by applicant]
CN 109429571A · 2019 [cited by applicant]
CN 107104077B · 2019 [cited by applicant]
CN 109920818A · 2019 [cited by applicant]
CN 110164945A · 2019 [cited by applicant]
CN 110265583A · 2019 [cited by applicant]
CN 110323252A · 2019 [cited by applicant]
CN 110416435A · 2019 [cited by applicant]
CN 110429199A · 2019 [cited by applicant]
CN 110491913A · 2019 [cited by applicant]
CN 110649177A · 2020 [cited by applicant]
CN 111129078A · 2020 [cited by applicant]
CN 111211145A · 2020 [cited by applicant]
CN 210535696U · 2020 [cited by applicant]
EP 3565004A1 · 2019 [cited by applicant]
JP 2020061354A · 2020 [cited by applicant]
KR 1020180047281A · 2018 [cited by applicant]
KR 102019018120A · 2019 [cited by applicant]
KR 20190023855A · 2019 [cited by applicant]
KR 1020200015865A · 2020 [cited by applicant]
KR 1020200060002A · 2020 [cited by applicant]
WO 2018167926A1 · 2018 [cited by applicant]
WO 2018188152A1 · 2018 [cited by applicant]
WO 2020098204A1 · 2020 [cited by applicant]
WO 2021227027A1 · 2021 [cited by applicant]
English Translation of International Search Report from PCT/CN2020/093514 dated Feb. 20, 2021 (3 pages). [cited by applicant]
First Office Action of Japanese Patent Application No. 2021-564336 dated Apr. 1, 2024. [cited by applicant]
Notice of Allowance of KR application No. 10-2021-7035250 dated Oct. 11, 2024. [cited by applicant]