IP Library › Granted Patent US 12,469,745
Granted Patent B2
US 12,469,745 · App. 17/652,593 · Granted Nov 11, 2025

Conductive structures with bottom-less barriers and liners

Inventors: Shu-Cheng Chin (Hsinchu, TW); Ming-Yuan Gao (Hsinchu, TW); Chun-kai Chang (Hsinchu, TW); Chen-Yi Niu (Taipei, TW); Hsin-Ying Peng (Hsinchu, TW); Chi-Feng Lin (Hsinchu, TW); Hung-Wen Su (Jhubei, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L21/76844H01L21/76807H01L21/7684H01L21/76846H01L21/76849H01L21/76877H01L23/5226H01L23/53238
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,469,745
App. No.
17/652,593
Granted
Nov 11, 2025
Kind
B2
Abstract

A blocking material is selectively deposited on a bottom surface of a back end of line (BEOL) conductive structure such that a barrier layer is selectively deposited on sidewalls of the BEOL conductive structure but not the bottom surface. The blocking material is etched such that copper from a conductive structure underneath is exposed, and a ruthenium layer is deposited on the barrier layer but less ruthenium is deposited on the exposed copper. Accordingly, the barrier layer prevents diffusion of metal ions from the BEOL conductive structure and is substantially absent from the bottom surface as compared to the sidewalls in order to reduce contact resistance. Additionally, the ruthenium layer reduces surface roughness within the BEOL conductive structure and is thinner at the bottom surface as compared to the sidewalls in order to reduce contact resistance.

Claims (50)

1 . A method, comprising:

forming a recessed portion in a dielectric layer above a first conductive structure;

depositing, selectively, a blocking layer at a bottom surface of the recessed portion;

depositing at least one barrier layer over sidewalls of the recessed portion, wherein the bottom surface of the recessed portion is substantially free of the at least one barrier layer;

removing the blocking layer;

depositing, after removing the blocking layer, at least one liner layer over the at least one barrier layer and over the bottom surface of the recessed portion, wherein the at least one liner layer is thinner at the bottom surface of the recessed portion than at the sidewalls of the recessed portion; and

forming a second conductive structure over the at least one liner layer in the recessed portion, wherein the second conductive structure is electrically connected to the first conductive structure through the at least one liner layer.

2 . The method of claim 1 , wherein forming the recessed portion comprises:

forming the recessed portion using a dual damascene process, wherein the recessed portion includes a first portion and a second portion, the first portion being lower in the dielectric layer relative to the second portion.

3 . The method of claim 1 , wherein the at least one barrier layer is deposited on at least a portion of a top surface of the dielectric layer.

4 . The method of claim 3 , further comprising:

etching the at least one barrier layer from the top surface of the dielectric layer.

5 . The method of claim 1 , wherein the at least one liner layer is deposited on at least a portion of a top surface of the dielectric layer.

6 . The method of claim 5 , further comprising:

etching the at least one liner layer from the top surface of the dielectric layer.

7 . The method of claim 1 , wherein removing the blocking layer comprises:

etching the blocking layer using a hydrogen or ammonia plasma.

8 . The method of claim 1 , wherein forming the second conductive structure comprises:

flowing copper into the recessed portion; and

planarizing the copper using a chemical mechanical planarization (CMP).

9 . A method, comprising:

forming a recessed portion in a dielectric layer;

depositing a blocking layer at a bottom surface of the recessed portion;

depositing at least one barrier layer over sidewalls of the recessed portion;

removing the blocking layer;

depositing, after removing the blocking layer, at least one liner layer over the at least one barrier layer and over the bottom surface of the recessed portion; and

forming a conductive structure over the at least one liner layer.

10 . The method of claim 9 , further comprising:

planarizing the conductive structure.

11 . The method of claim 10 , wherein a portion of the at least one barrier layer, formed over the dielectric layer, is removed based on planarizing the conductive structure.

12 . The method of claim 10 , wherein a recessed portion is formed in the conductive structure based on planarizing the conductive structure.

13 . The method of claim 12 , further comprising:

forming a cap in the recessed portion of the conductive structure.

14 . The method of claim 13 , wherein the cap comprises cobalt.

15 . The method of claim 13 , wherein the cap is formed on a top surface of the conductive structure.

16 . A method, comprising:

forming a recessed portion in a dielectric layer;

depositing a blocking layer at a bottom surface of the recessed portion;

depositing at least one barrier layer over sidewalls of the recessed portion;

removing the blocking layer;

depositing, after removing the blocking layer, a first liner layer over the at least one barrier layer and over the bottom surface of the recessed portion,

wherein the first liner layer is thinner at the bottom surface of the recessed portion than at the at least one barrier layer;

depositing at least one second liner layer over the first liner layer; and

forming a conductive structure over the at least one second liner layer.

17 . The method of claim 16 , further comprising:

forming a recessed portion in the conductive structure.

18 . The method of claim 17 , further comprising:

forming a cap in the recessed portion of the conductive structure.

19 . The method of claim 18 , wherein the cap is formed on a top surface of the conductive structure.

20 . The method of claim 17 , wherein a portion of the at least one barrier layer, a portion of the first liner layer, and a portion of the at least one second liner layer formed over the dielectric layer are removed based on forming the recessed portion in the conductive structure.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE PREVIOUSLY RECORDED AT REEL: 059107 FRAME: 007. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 17, 2023
From: CHIN, SHU-CHENG; GAO, MING-YUAN; CHANG, CHUN-KAI; NIU, CHEN-YI; PENG, HSIN-YING; LIN, CHI-FENG; SU, HUNG-WEN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 063115/0270 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2022
From: CHIN, SHU-CHENG; GAO, MING-YUAN; CHANG, CHUN-KAI; NIU, CHEN-YI; PENG, HSIN-YING; LIN, CHI-FENG; SU, HUNG-WEN
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LIMITED
Reel/Frame 059107/0070 →
Continuity (2)
Provisional Application 63203767 · Jul 30, 2021
Related Publication 20230029867A1 · Feb 2, 2023
References Cited (10)
US 6610594B2 · Apelgren · 2003 [cited by examiner]
US 9704798B2 · Govindaraju · 2017 [cited by examiner]
US 9786553B1 · Yang · 2017 [cited by examiner]
US 11189660B2 · Hsu et al. · 2021 [cited by applicant]
US 20040121616A1 · Satta et al. · 2004 [cited by applicant]
US 20180130702A1 · Patil · 2018 [cited by examiner]
US 20200013626A1 · Longrie et al. · 2020 [cited by applicant]
US 20200273743A1 · Cheng et al. · 2020 [cited by applicant]
US 20220028795A1 · Xu · 2022 [cited by examiner]
TW 202114161A · 2021 [cited by applicant]