IP Library › Granted Patent US 12,476,542
Granted Patent B2
US 12,476,542 · App. 18/474,677 · Granted Nov 18, 2025

Slew rate detection in power converter with digital current mode control

Inventors: Sanjay Pant (Santa Clara, CA); Fabio Gozzini (San Jose, CA); Hubert Attah (Santa Clara, CA); Jonathan F. Bolus (San Francisco, CA); Wenxun Huang (Redwood City, CA); Koushik Vaithyanathan (Austin, TX); Alberto Puggelli (Cupertino, CA)
Assignee: Apple Inc.
H02M3/1584G06F1/3203H02M3/157H03M1/12H02M3/1586
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,476,542
App. No.
18/474,677
Granted
Nov 18, 2025
Kind
B2
Abstract

A power converter with slew rate detection is disclosed. A power converter comprises a plurality of phase circuits coupled to a regulated power supply line via corresponding ones of a plurality of inductors. A first control loop generates, using digital samples and based on comparisons of a reference voltage to a voltage on the regulated power supply line, a first plurality of control signals. A second control loop, using the digital samples, generates a second plurality of control signals based on a rate of change of the voltage of the regulated power supply line. The second control loop causes the first control loop to control the plurality of phase circuits in response to detecting that the rate of change is within a specified range, and causes the second control loop to control the plurality of phase circuits, in response to detecting that the rate of change exceeds the specified range.

Claims (55)

1 . An apparatus comprising:

a plurality of phase circuits coupled to a regulated power supply line via corresponding ones of a plurality of inductors, wherein the plurality of phase circuits are configured to modify a voltage level of the regulated power supply line using respective ones of a plurality of control signals;

a first control loop configured to generate, using a plurality of digital samples and based on comparisons of a value corresponding to a reference voltage to the voltage level on the regulated power supply line, a first plurality of control signals;

a second control loop configured to, using the plurality of digital samples, generate a second plurality of control signals based on determining a rate of change of the voltage level of the regulated power supply line, and further configured to:

cause the first control loop to control the plurality of phase circuits, using the first plurality of control signals, in response to detecting that the rate of change is within a specified range; and

cause the second control loop to control the plurality of phase circuits, using the second plurality of control signals, in response to detecting that the rate of change exceeds the specified range.

2 . The apparatus of claim 1 , further comprising an analog-to-digital converter (ADC) circuit configured to convert the voltage level on the regulated power supply line into the plurality of digital samples.

3 . The apparatus of claim 2 , further comprising a slew rate detection circuit configured to:

perform a comparison of the plurality of digital samples to one or more thresholds to detect if the rate of change exceeds the specified range; and

cause one of the first plurality of control signals or the second plurality of control signals to be provided to the plurality of phase circuits based on the comparison.

4 . The apparatus of claim 3 , further comprising a third control loop, wherein the third control loop includes:

a profiler circuit coupled to the slew rate detection circuit, wherein the profiler circuit is configured to determine a trigger rate at which the second control loop switches control between the first and second control loops; and

a parameter circuit coupled between the profiler circuit and the slew rate detection circuit and configured to adjust the specified range based on the trigger rate.

5 . The apparatus of claim 3 , wherein the slew rate detection circuit is configured to, using the second plurality of control signal, activate one or inactive ones of the plurality of phase circuits in response to detecting a negative rate of change outside of the specified range.

6 . The apparatus of claim 3 , wherein the slew rate detection circuit is configured to, using the second plurality of control signals and in response to detecting a negative rate of change outside of the specified range, increase a switching duty cycle of one or more of the plurality of phase circuits.

7 . The apparatus of claim 3 , wherein the slew rate detection circuit is configured to, using the second plurality of control signals and in response to detecting a negative rate of change outside of the specified range, increase a switching cycle of one or more of the plurality of phase circuits.

8 . The apparatus of claim 3 , wherein the slew rate detection circuit is configured to, using the second plurality of control signals and in response to detecting a positive rate of change outside of the specified range, deactivate one or more of active ones of the plurality of phase circuits.

9 . The apparatus of claim 3 , wherein the slew rate detection circuit is configured to, using the second plurality control signals and in response to detecting a positive rate of change outside of the specified range, reduce a switching frequency of one or more active ones of the plurality of phase circuits.

10 . The apparatus of claim 2 , wherein the first control loop includes a digital control circuit coupled to receive the plurality of digital samples and configured to generate, using the plurality of digital samples and results of the comparisons, a plurality of control words.

11 . The apparatus of claim 10 , wherein the digital control circuit includes a plurality of digital-to-analog converters configured to, using the plurality of control words, generate the first plurality of control signals.

12 . A method comprising:

generating, using ones of a plurality of phase circuits coupled to a regulated power supply line via corresponding ones of a plurality of inductors, a voltage level of the regulated power supply line using respective ones of a plurality of control signals;

comparing a value corresponding to a reference voltage to a voltage level on the regulated power supply line;

generating a first plurality of control signals in a first control loop based on the comparing and using a plurality of digital samples;

generating a second plurality of control signals in a second control loop based on determining a rate of change of the voltage level of the regulated power supply line;

controlling the plurality of phase circuits using the first plurality of control signals in response to detecting, in the second control loop, that the rate of change is within a specified range; and

controlling the plurality of phase circuits using the second plurality of control signal in response to detecting, in the second control loop, that the rate of change exceeds the specified range.

13 . The method of claim 12 , further comprising an analog-to-digital converter generating the plurality of digital samples using the voltage level of the regulated power supply line.

14 . The method of claim 13 , further comprising:

performing, using a slew rate detection circuit, a comparison of the plurality of digital samples to one or more thresholds to determine if the rate of change exceeds the specified range;

causing the first plurality of control signals to be provided to the plurality of phase circuits if the rate of change is less than the specified range; and

causing the second plurality of control signals to be provided to the plurality of phase circuits if the rate of change exceeds the specified range.

15 . The method of claim 14 , further comprising:

determining, using a profiler circuit a trigger rate at which the second control loop switches control between the first and second control loops; and

adjusting, based on the trigger rate and using a parameter circuit, the specified range.

16 . The method of claim 14 , further comprising causing, using the slew rate detection circuit, the plurality of phase circuits to increase an amount of current provided from the regulated power supply line in response to detecting a negative rate of change outside of the specified range.

17 . The method of claim 14 , further comprising causing, using the slew rate detection circuit, the plurality of phase circuits to decrease an amount of current provided from the regulated power supply line in response to detecting a positive rate of change outside of the specified range.

18 . A system comprising:

a plurality of circuit blocks coupled to a power supply line; and

a power management circuit that includes a power converter circuit including a plurality of phase circuits, wherein the power management circuit is configured to:

generate a plurality of digital samples using a voltage level on the power supply line;

generate, using the plurality of digital samples and based on comparisons of a reference voltage value to the voltage level on the power supply line, a first plurality of control signals;

generate, using the plurality of digital samples and based on determining a rate of change of the voltage level of the power supply line, a second plurality of control signals;

control the plurality of phase circuits using the first plurality of control signals in response to determining that the rate of change is within a specified range; and

control the plurality of phase circuits using the second plurality of control signals in response to determining that the rate of change is not within the specified range.

19 . The system of claim 18 , wherein the power management circuit includes:

a first control loop configured to provide the first plurality of control signals to the phase circuits, wherein the first control loop includes a digital control circuit configured to generate the first plurality of control signals, using the plurality of digital samples, based on a comparison of the voltage level on the power supply line to a value of a reference voltage;

a second control loop, wherein the second control loop includes a slew rate detection circuit configured to, using the plurality of digital samples:

determine a rate of change of the voltage level on the power supply line;

compare the rate of change to one or more thresholds to determine if the rate of change is within the specified range; and

assert a trigger signal in response to determining that the rate of change is not within the specified range; and

a plurality of selection circuits, wherein the plurality of selection circuits are configured to cause the first plurality of control signals to be provided to the plurality of phase circuits if the trigger signal is not asserted, and further configured to cause the second plurality of control signals to be provided to the plurality of phase circuits if the trigger signal is asserted.

20 . The system of claim 19 , wherein the power management circuit further includes a third control loop, wherein the third control loop includes:

a profiler circuit configured to determine a rate at which the trigger signal is asserted by the slew rate detection circuit; and

a parameter circuit coupled between the profiler circuit and the slew rate detection circuit, wherein the parameter circuit is configured to adjust the specified range based on the rate at which the trigger signal is asserted.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2023
From: PANT, SANJAY; GOZZINI, FABIO; ATTAH, HUBERT; BOLUS, JONATHAN F.; HUANG, WENXUN; VAITHYANATHAN, KOUSHIK; PUGGELLI, ALBERTO
To: APPLE INC.
Reel/Frame 065031/0665 →
Continuity (6)
Continuation In Part 18168276 · Feb 13, 2023
Continuation 17661693 · May 2, 2022
Continuation 17201712 · Mar 15, 2021
Continuation 16877260 · May 18, 2020
Continuation 16387316 · Apr 17, 2019
Related Publication 20240014739A1 · Jan 11, 2024
References Cited (31)
US 8344712B2 · Martin et al. · 2013 [cited by applicant]
US 8624570B2 · O'Gorman et al. · 2014 [cited by applicant]
US 9484815B2 · Dally · 2016 [cited by applicant]
US 9857854B2 · Zhang et al. · 2018 [cited by applicant]
US 10063149B2 · Akre et al. · 2018 [cited by applicant]
US 10658931B1 · Pant et al. · 2020 [cited by applicant]
US 10678200B2 · Matsuoka et al. · 2020 [cited by applicant]
US 10951118B2 · Pant et al. · 2021 [cited by applicant]
US 11323033B2 · Pant · 2022 [cited by applicant]
US 11581813B2 · Pant et al. · 2023 [cited by applicant]
US 11962245B2 · Pant · 2024 [cited by examiner]
US 20070013350A1 · Tang et al. · 2007 [cited by applicant]
US 20080267301A1 · Alfano et al. · 2008 [cited by applicant]
US 20080272752A1 · Qiu et al. · 2008 [cited by applicant]
US 20090174262A1 · Martin et al. · 2009 [cited by applicant]
US 20100328968A1 · Adragna et al. · 2010 [cited by applicant]
US 20110084673A1 · Chang et al. · 2011 [cited by applicant]
US 20110241640A1 · Qiu et al. · 2011 [cited by applicant]
US 20160268904A1 · Melendy et al. · 2016 [cited by applicant]
US 20180083534A1 · Pant et al. · 2018 [cited by applicant]
US 20180191333A1 · Chen et al. · 2018 [cited by applicant]
US 20180248481A1 · Couleur et al. · 2018 [cited by applicant]
US 20180337599A1 · Chen et al. · 2018 [cited by applicant]
US 20190273455A1 · Lau · 2019 [cited by applicant]
US 20190305552A1 · Cao et al. · 2019 [cited by applicant]
US 20190305560A1 · Wang et al. · 2019 [cited by applicant]
US 20220109368A1 · Zhou et al. · 2022 [cited by applicant]
US 20230188130A1 · Bondade et al. · 2023 [cited by applicant]
CN 101361272A · 2009 [cited by applicant]
CN 108205351A · 2018 [cited by applicant]
EP 0508454A2 · 1992 [cited by applicant]