IP Library › Granted Patent US 12,519,030
Granted Patent B2
US 12,519,030 · App. 17/601,931 · Granted Jan 6, 2026

Semiconductor device including diamond substrate and semiconductor device manufacturing method

Inventors: Koji Yoshitsugu (Tokyo, JP); Keisuke Nakamura (Tokyo, JP); Eiji Yagyu (Tokyo, JP)
Assignee: MITSUBISHI ELECTRIC CORPORATION
H01L23/3732H01L21/0254H01L21/4803H10D30/015H10D30/475H10D62/8503H10D64/01H10D64/254
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,519,030
App. No.
17/601,931
Granted
Jan 6, 2026
Kind
B2
Abstract

It is an object of the present invention to provide a semiconductor device having high heat dissipation performance. A semiconductor device includes: a diamond substrate having a recess in an upper surface thereof; a nitride semiconductor layer disposed within the recess in the upper surface of the diamond substrate; and an electrode disposed on the nitride semiconductor layer, wherein the nitride semiconductor layer and the electrode constitute a field-effect transistor, the diamond substrate has a source via hole extending through a thickness of the diamond substrate to expose the source electrode, and the semiconductor device further includes a via metal covering an inner wall of the source via hole and a lower surface of the diamond substrate.

Claims (49)

1 . A semiconductor device comprising:

a diamond substrate having a recess in an upper surface thereof;

a nitride semiconductor layer disposed within the recess in the upper surface of the diamond substrate; and

an electrode disposed on the nitride semiconductor layer, wherein

the nitride semiconductor layer and the electrode constitute a field-effect transistor,

the electrode includes a source electrode,

the diamond substrate has a source via hole extending through a thickness of the diamond substrate to expose the source electrode,

the semiconductor device further comprises a via metal covering an inner wall of the source via hole and a lower surface of the diamond substrate, and

the nitride semiconductor layer is a stacked structure of fine epitaxial semiconductor layers including at least one of a superlattice structure and an interfacial transition layer.

2 . The semiconductor device according to claim 1 , wherein

an entire periphery of the recess is surrounded by a protrusion of the diamond substrate in plan view, the protrusion extending from a bottom surface of the recess along a height of the recess.

3 . The semiconductor device according to claim 2 , wherein

the upper surface of the diamond substrate and an upper surface of the nitride semiconductor layer are flush with each other.

4 . The semiconductor device according to claim 1 , wherein

the diamond substrate has a higher electrical resistivity than the nitride semiconductor layer.

5 . The semiconductor device according to claim 1 , further comprising

an intervening layer disposed between the diamond substrate and the nitride semiconductor layer.

6 . The semiconductor device according to claim 1 , wherein

the source via hole is filled with diamond.

7 . The semiconductor device according to claim 1 , wherein

the field-effect transistor is a multi-finger field-effect transistor.

8 . The semiconductor device according to claim 7 , wherein

the recess comprises a plurality of recesses in the upper surface of the diamond substrate,

the electrode includes the source electrode and a drain electrode,

there is a protrusion of the diamond substrate between two adjacent recesses of the plurality of recesses, the protrusion extending from bottom surfaces of the recesses along a height of each of the recesses, and

the source electrode or the drain electrode is located on the protrusion.

9 . A semiconductor device manufacturing method comprising:

forming a nitride semiconductor layer on a semiconductor substrate;

bonding a support substrate to a first main surface of the nitride semiconductor layer, the first main surface being a main surface of the nitride semiconductor layer opposite the semiconductor substrate;

after bonding the support substrate, forming a through groove extending through thicknesses of the semiconductor substrate and the nitride semiconductor layer;

after forming the through groove, removing the semiconductor substrate;

forming a first metal on a portion of an interior of the through groove;

forming a diamond layer over a second main surface of the nitride semiconductor layer and in a region of the interior of the through groove where the first metal is not formed, the second main surface being a main surface of the nitride semiconductor layer opposite the first main surface;

after forming the diamond layer, releasing the support substrate from the first main surface of the nitride semiconductor layer;

after releasing the support substrate, forming an electrode of a field-effect transistor on the first main surface of the nitride semiconductor layer, and bringing a source electrode of the field-effect transistor into electrical contact with the first metal; and

forming a second metal in contact with the first metal and a surface of the diamond layer.

10 . The semiconductor device manufacturing method according to claim 9 , wherein

an intervening layer is formed on the second main surface of the nitride semiconductor layer between removal of the semiconductor substrate and formation of the first metal.

11 . A semiconductor device manufacturing method comprising:

preparing a free-standing diamond substrate;

forming a recess in an upper surface of the free-standing diamond substrate;

epitaxially growing a nitride semiconductor layer within the recess such that the nitride semiconductor layer completely fills the recess; and

forming an electrode layer of a field-effect transistor on an upper surface of the nitride semiconductor layer.

12 . The semiconductor device manufacturing method according to claim 11 , wherein

a source via hole extending through a thickness of the diamond substrate is formed in a region of the free-standing diamond substrate directly below a source pad of the field-effect transistor, and

a via metal is formed on an inner wall of the source via hole.

13 . The semiconductor device manufacturing method according to claim 11 , further comprising

forming an intervening layer on an inner wall of the recess between formation of the recess and epitaxial growth of the nitride semiconductor layer.

14 . The semiconductor device according to claim 1 , wherein the source via hole is completely filled with a diamond source via filler such that a lower surface of the diamond source via filler is flush with the lower surface of the diamond substrate or a lower surface of the via metal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2021
From: YOSHITSUGU, KOJI; NAKAMURA, KEISUKE; YAGYU, EIJI
To: MITSUBISHI ELECTRIC CORPORATION
Reel/Frame 057724/0739 →
Continuity (1)
Related Publication 20220148941A1 · May 12, 2022
References Cited (30)
US 6956250B2 · Borges et al. · 2005 [cited by applicant]
US 8143654B1 · Saunier · 2012 [cited by applicant]
US 8575657B2 · Gambin et al. · 2013 [cited by applicant]
US 11205704B2 · Tsunami · 2021 [cited by examiner]
US 20130119370A1 · Wu et al. · 2013 [cited by applicant]
US 20130193446A1 · Chao · 2013 [cited by examiner]
US 20130248879A1 · Gambin · 2013 [cited by examiner]
US 20140110722A1 · Kub · 2014 [cited by examiner]
US 20170018638A1 · Teo et al. · 2017 [cited by applicant]
US 20180068923A1 · Kotani et al. · 2018 [cited by applicant]
US 20200303509A1 · Mehandru · 2020 [cited by examiner]
US 20220246444A1 · Ahmed · 2022 [cited by examiner]
JP H04311069A · 1992 [cited by applicant]
JP 11283944A · 1999 [cited by applicant]
JP 4311939B2 · 2009 [cited by applicant]
JP 2011040597A · 2011 [cited by applicant]
JP 6174113B2 · 2017 [cited by applicant]
JP 2018041785A · 2018 [cited by applicant]
JP 6448865B · 2018 [cited by applicant]
JP 6448865B1 · 2019 [cited by examiner]
Office Action issued Jan. 10, 2024 in Chinese Patent Application No. 201980097305.X, 18 pages. [cited by applicant]
Office Action mailed Sep. 21, 2023, in German Application No. 11 2019 007 477.6, 24 pages. [cited by applicant]
International Search Report and Written Opinion mailed on Sep. 17, 2019, received for PCT Application PCT/JP2019/024117, Filed on Jun. 18, 2019, 7 pages including English Translation. [cited by applicant]
Jessen et al., “AIGaN/GaN HEMT on Diamond Technology Demonstration”, Proceedings of CSICS, IEEE, 2006, pp. 271-274. [cited by applicant]
Japanese Office Action issued Jul. 26, 2022 in corresponding Japanese Patent Application No. 2021-528503, with English translation. [cited by applicant]
Office Action issued May 28, 2024 in German Patent Application No. 11 2019 007 477.6, 10 pages. [cited by applicant]
Office Action issued Aug. 1, 2024 in corresponding Chinese Patent Application No. 201980097305.X. [cited by applicant]
Notice of Retrial issued May 19, 2025 in corresponding Chinese patent application No. CN 201980097305.X (15 pages; with English machine translation). [cited by applicant]
Decision on Re-examination issued Aug. 13, 2025 in corresponding Chinese patent application No. 201980097305 (28 pages; with English machine translation). [cited by applicant]
Decision on Re-examination issued Aug. 13, 2025 in corresponding Chinese patent application No. 201980097305.X (28 pages; with English machine translation). [cited by applicant]