IP Library › Granted Patent US 12,575,337
Granted Patent B2
US 12,575,337 · App. 18/122,696 · Granted Mar 10, 2026

Oxide electrode-based 3-terminal neuromorphic synaptic device containing mobile ions, and method of manufacturing the same

Inventors: Jiyong Woo (Daegu, KR); Heebum Kang (Daegu, KR)
Assignee: Kyungpook National University Industry-Academic Cooperation Foundation
H10N70/253G06N3/065H10N70/021H10N70/245H10N70/821H10N70/8416
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,575,337
App. No.
18/122,696
Granted
Mar 10, 2026
Kind
B2
Abstract

Disclosed is a 3-terminal neuromorphic synaptic device including a substrate, a source electrode and a drain electrode provided on the substrate to be spaced apart from each other, a channel area provided on the substrate to be electrically connected to the source electrode and the drain electrode, between the source electrode and the drain electrode, an ion transport layer provided on the channel area, a gate electrode provided on the ion transport layer, and a voltage application part that applies a gate voltage to the gate electrode. The gate electrode is formed of at least one of an oxide-based material including mobile ions, a chalcogenide-based material including the mobile ions, and a nitride-based material including the mobile ions.

Claims (24)

1 . A 3-terminal neuromorphic synaptic device comprising:

a substrate;

a source electrode and a drain electrode provided on the substrate to be spaced apart from each other;

a channel area provided on the substrate to be electrically connected to the source electrode and the drain electrode, between the source electrode and the drain electrode;

an ion transport layer provided on the channel area;

a gate electrode provided on the ion transport layer, the gate electrode including a hollow cylinder; and

a voltage application part configured to apply a gate voltage to the gate electrode,

wherein the gate electrode is formed of at least one of an oxide-based material including mobile ions, a chalcogenide-based material including the mobile ions, and a nitride-based material including the mobile ions,

wherein the ion transport layer includes:

a first cylinder on which the hollow cylinder is provided; and

a second cylinder provided on the first cylinder and surrounded by the hollow cylinder, a diameter of the second cylinder being less than a diameter of the first cylinder,

wherein an outer diameter of the hollow cylinder is equal to the diameter of the first cylinder,

wherein a height of the hollow cylinder is equal to a height of the second cylinder.

2 . The 3-terminal neuromorphic synaptic device of claim 1 , wherein the mobile ions are copper ions, and a mass ratio of the copper ions in the gate electrode is more than 84.2% and less than 93.7%.

3 . The 3-terminal neuromorphic synaptic device of claim 1 , wherein the ion transport layer has a thickness of more than 20 nanometers and less than 30 nanometers.

4 . The 3-terminal neuromorphic synaptic device of claim 1 , wherein the gate electrode includes:

a second gate electrode laminated on the ion transport layer; and

a first gate electrode laminated on the second gate electrode, and

wherein a mass ratio of the mobile ions included in the first gate electrode is higher than a mass ratio of the mobile ions included in the second gate electrode.

5 . The 3-terminal neuromorphic synaptic device of claim 4 , wherein the gate electrode further includes:

a third gate electrode laminated on the first gate electrode, and

wherein a mass ratio of the mobile ions included in the third gate electrode is higher than the mass ratio of the mobile ions included in the first gate electrode.

6 . The 3-terminal neuromorphic synaptic device of claim 1 , wherein a barrier layer is provided between the ion transport layer and the gate electrode, and

wherein the barrier layer includes Ti, Ta, TiW, or TiN.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 16, 2023
From: WOO, JIYONG; KANG, HEEBUM
To: KYUNGPOOK NATIONAL UNIVERSITY INDUSTRY-ACADEMIC COOPERATION FOUNDATION
Reel/Frame 063008/0616 →
Priority Claims (1)
KR 10-2022-0034647 · Mar 21, 2022 · national
Continuity (1)
Related Publication 20230301211A1 · Sep 21, 2023
References Cited (12)
US 10957937B2 · Todorov et al. · 2021 [cited by applicant]
US 12284923B2 · Woo · 2025 [cited by examiner]
US 20170104031A1 · Clark · 2017 [cited by examiner]
US 20200279154A1 · Todorov · 2020 [cited by examiner]
US 20210125043A1 · Bragaglia · 2021 [cited by examiner]
US 20210265564A1 · Ge · 2021 [cited by examiner]
KR 1020180057384A · 2018 [cited by applicant]
KR 1020200115722A · 2020 [cited by applicant]
KR 1020210092181A · 2021 [cited by applicant]
KR 102274813B1 · 2021 [cited by applicant]
KR 102493039B1 · 2023 [cited by applicant]
Tsuyoshi Hasegawa, et al., “Volatile/Nonvolatile Dual-Functional Atom Transistor”, Applied Physics Express, Jan. 2011, 4pages. [cited by applicant]
Cited By (1)
US 12,740,101