IP Library › Granted Patent US 12,591,096
Granted Patent B2
US 12,591,096 · App. 17/561,694 · Granted Mar 31, 2026

Technologies for a beam expansion and collimation for photonic integrated circuits

Inventors: John M. Heck (Berkeley, CA); Haisheng Rong (Pleasanton, CA); Harel Frish (Albuquerque, NM); Ankur Agrawal (Chandler, AZ); Boping Xie (San Ramon, CA); Randal S. Appleton (Albuquerque, NM); Hari Mahalingam (San Jose, CA); Alexander Krichevsky (Cupertino, CA); Pooya Tadayon (Portland, OR); Ling Liao (Fremont, CA); Eric J. M. Moret (Beaverton, OR)
Assignee: Intel Corporation
G02B6/4207G02B6/4214G02B6/428
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,591,096
App. No.
17/561,694
Granted
Mar 31, 2026
Kind
B2
Abstract

Technologies for beam expansion and collimation for photonic integrated circuits (PICs) are disclosed. In one embodiment, an ancillary die is bonded to a PIC die. Vertical couplers in the PIC die direct light from waveguides to flat mirrors on a top side of the ancillary die. The flat mirrors reflect the light towards curved mirrors defined in the bottom surface of the ancillary die. The curved mirrors collimate the light from the waveguides. In another embodiment, a cavity is formed in a PIC die, and curved mirrors are formed in the cavity. Light beams from waveguides in the PIC die are directed to the curved mirrors, which collimate the light beams.

Claims (49)

1 . An apparatus comprising:

a photonic integrated circuit (PIC) die comprising one or more waveguides; and

an ancillary die comprising:

a bottom surface facing a top surface of the PIC die;

a top surface opposite the bottom surface;

one or more flat mirrors adjacent the top surface of the ancillary die; and

one or more curved mirrors adjacent the bottom surface of the ancillary die,

wherein the PIC die further comprises one or more couplers, wherein individual couplers of the one or more couplers are to couple light from the one or more waveguides towards one of the one or more flat mirrors,

wherein individual flat mirrors of the one or more flat mirrors are to reflect light from one of the one or more couplers towards one of the one or more curved mirrors,

further comprising a bonding layer between the PIC die and the ancillary die,

wherein the one or more curved mirrors extend past a plane defined by the bottom surface of the ancillary die into the bonding layer between the PIC die and the ancillary die and does not extend past a plane defined by a top layer of the PIC die adjacent the bonding layer.

2 . The apparatus of claim 1 , wherein the one or more curved mirrors are to collimate light from the one or more waveguides.

3 . The apparatus of claim 2 , wherein the one or more curved mirrors are to collimate light from the one or more waveguides into beams with a beam width between 50 and 200 micrometers.

4 . The apparatus of claim 1 , wherein the one or more curved mirrors extend past the plane defined by the bottom surface of the ancillary die by 0.5-10 micrometers.

5 . The apparatus of claim 1 , wherein the ancillary die comprises silicon.

6 . The apparatus of claim 1 , further comprising:

a circuit board, wherein the PIC die is mated to the circuit board; and

one or more electrical integrated circuits mated to the circuit board.

7 . An apparatus comprising:

a photonic integrated circuit (PIC) die comprising:

one or more waveguides, wherein the one or more waveguides are disposed near a top surface of the PIC die;

one or more flat mirrors disposed on a bottom surface of the PIC die, the bottom surface opposite the top surface;

one or more curved mirrors; and

one or more couplers, wherein individual couplers of the one or more couplers are to couple light from the one or more waveguides towards one of the one or more flat mirrors,

wherein individual flat mirrors of the one or more flat mirrors are to reflect light from one of the one or more couplers towards one of the one or more curved mirrors,

wherein the one or more curved mirrors are formed in a cavity defined in a substrate of the PIC die, wherein the one or more curved mirrors are a different material from the substrate.

8 . The apparatus of claim 7 , wherein the one or more curved mirrors comprise oxygen.

9 . The apparatus of claim 7 , wherein the one or more curved mirrors are a polymer.

10 . The apparatus of claim 9 , wherein the polymer is a cured photosensitive polymer.

11 . The apparatus of claim 7 , wherein the one or more curved mirrors are formed in a cavity defined in a substrate of the PIC die, wherein the one or more curved mirrors are the same material as the substrate.

12 . The apparatus of claim 11 , wherein the substrate comprises silicon.

13 . The apparatus of claim 7 , wherein the one or more curved mirrors are below a plane defined by the top surface of the PIC die.

14 . An apparatus comprising:

a photonic integrated circuit (PIC) die comprising:

one or more waveguides, wherein the one or more waveguides are disposed near a top surface of the PIC die, wherein the one or more waveguides extend to a side surface of the PIC die; and

one or more curved mirrors,

wherein light from individual waveguides of the one or more waveguides is to exit the waveguide through the side surface towards one of the one or more curved mirrors,

wherein the one or more curved mirrors reflect the light from individual waveguides of the one or more waveguides through a bottom surface of the PIC die opposite the top surface.

15 . The apparatus of claim 14 , wherein the one or more curved mirrors comprise oxygen.

16 . The apparatus of claim 15 , wherein the one or more curved mirrors reflect the light from individual waveguides of the one or more waveguides towards a plane defined by the top surface of the PIC die.

17 . The apparatus of claim 14 , wherein the one or more curved mirrors comprise a polymer, wherein the one or more curved mirrors reflect the light from individual waveguides of the one or more waveguides through a bottom surface of the PIC die opposite the top surface.

18 . An apparatus comprising:

a photonic integrated circuit (PIC) die comprising one or more waveguides;

means for collimating light from the PIC die, wherein the means for collimating light from the PIC die is fixed in place relative to the PIC die,

wherein the one or more waveguides are disposed near a top surface of the PIC die, wherein the one or more waveguides extend to a side surface of the PIC die, wherein the means for collimating light from the PIC die comprises one or more curved mirrors, wherein light from individual waveguides of the one or more waveguides is to exit the waveguide through the side surface towards one of the one or more curved mirrors,

wherein a principal ray of light from individual waveguides of the one or more waveguides is to exit the side surface parallel to the top surface of the PIC die towards one of the one or more curved mirrors.

19 . The apparatus of claim 7 , wherein the one or more curved mirrors comprise a transparent substrate and a reflective coating adjacent a curved surface of the transparent substrate.

20 . The apparatus of claim 19 , wherein the transparent substrate comprises a flat surface for light to pass through.

21 . The apparatus of claim 14 , wherein a principal ray of light from individual waveguides of the one or more waveguides is to exit the side surface parallel to the top surface of the PIC die towards one of the one or more curved mirrors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2022
From: HECK, JOHN M.; RONG, HAISHENG; FRISH, HAREL; AGRAWAL, ANKUR; XIE, BOPING; APPLETON, RANDAL S.; MAHALINGAM, HARI; KRICHEVSKY, ALEXANDER; TADAYON, POOYA; LIAO, LING; MORET, ERIC J. M.
To: INTEL CORPORATION
Reel/Frame 058663/0844 →
Continuity (1)
Related Publication 20230204877A1 · Jun 29, 2023
References Cited (45)
US 5633527A · Lear · 1997 [cited by applicant]
US 6733189B2 · Hurt et al. · 2004 [cited by applicant]
US 7045089B2 · Afromowitz · 2006 [cited by applicant]
US 9793424B2 · Cho et al. · 2017 [cited by applicant]
US 10481334B2 · Israel et al. · 2019 [cited by applicant]
US 10488605B1 · Budd et al. · 2019 [cited by applicant]
US 10866367B2 · Borrelli et al. · 2020 [cited by applicant]
US 11531171B2 · Menezo · 2022 [cited by applicant]
US 11894474B2 · Dobriyal et al. · 2024 [cited by applicant]
US 20020118907A1 · Sugama et al. · 2002 [cited by applicant]
US 20040223761A1 · Kropp · 2004 [cited by applicant]
US 20060239605A1 · Palen · 2006 [cited by examiner]
US 20070293044A1 · Perozziello et al. · 2007 [cited by applicant]
US 20120141143A1 · Hayashi et al. · 2012 [cited by applicant]
US 20150318952A1 · Butrie et al. · 2015 [cited by applicant]
US 20160049528A1 · Cho et al. · 2016 [cited by applicant]
US 20160266322A1 · Epitaux et al. · 2016 [cited by applicant]
US 20170261703A1 · Bowen et al. · 2017 [cited by applicant]
US 20180031791A1 · Israel et al. · 2018 [cited by applicant]
US 20180045891A1 · Israel et al. · 2018 [cited by applicant]
US 20180335566A1 · Menezo et al. · 2018 [cited by applicant]
US 20190123109A1 · Xie et al. · 2019 [cited by applicant]
US 20190324211A1 · Israel · 2019 [cited by examiner]
US 20200168749A1 · Nishimura et al. · 2020 [cited by applicant]
US 20200278508A1 · Israel et al. · 2020 [cited by applicant]
US 20210003777A1 · Israel et al. · 2021 [cited by applicant]
US 20210058159A1 · Krichevsky et al. · 2021 [cited by applicant]
US 20210132306A1 · Krichevsky et al. · 2021 [cited by applicant]
US 20210165165A1 · Israel et al. · 2021 [cited by applicant]
CN 110637246A · 2019 [cited by applicant]
JP 2004302459A · 2004 [cited by applicant]
USPTO; Non-Final Office Action issued in U.S. Appl. No. 17/120,039, dated May 16, 2024; 10 pages. [cited by applicant]
Butkute, Agne et al., “Optimization of Selective Laser Etching (SLE) for Glass Micromechanical Structure Fabrication,” Optics Express 23487, vol. 29, No. 15/19, Jul. 2021 (13 pages). [cited by applicant]
Marchetti, Riccardo et al., “Coupling Strategies for Silicon Photonics Integrated Chips [Invited],” Photonics Research 201, Vo. 7, No. 2/ Feb. 2019 (39 pages). [cited by applicant]
U.S. Appl. No. 17/869,372, filed Jul. 20, 2022, inventors Nicholas D. Psaila et al. [cited by applicant]
U.S. Appl. No. 17/871,647, filed Jul. 22, 2022, inventor Nicholas D. Psaila. [cited by applicant]
USPTO; Non-Final Office Action issued in U.S. Appl. No. 17/120,039, dated Jan. 30, 2024; 15 pages. [cited by applicant]
USPTO; U.S. Appl. No. 17/561,286, filed Dec. 23, 2021; 38 pages. [cited by applicant]
EPO; Extended European Search Report issued in EP Patent Application No. 21197110.6, dated Mar. 28, 2022; 8 pages. [cited by applicant]
USPTO; Notice of Allowance issued in U.S. Appl. No. 17/120,039, dated Oct. 11, 2024; 9 pages. [cited by applicant]
EPO; Office Action issued in EP Patent Application No. 21197110.6, dated Jan. 8, 2025; 6 pages. [cited by applicant]
USPTO; Non-Final Office Action issued in U.S. Appl. No. 17/561,286, dated Mar. 3, 2025; 8 pages. [cited by applicant]
USPTO; Non-Final Office Action issued in U.S. Appl. No. 17/871,647, dated Aug. 27, 2025; 9 pages. [cited by applicant]
Noriki, Akihiro, et al.; “45-degree curved micro-mirror for vertical optical I/O of silicon photonics chip;” Optics Express, vol. 27, No. 14; Jul. 8, 2019; 9 pages. [cited by applicant]
Yu, Shaoliang, et al.; “Optical Free-Form Couplers for High-density Integrated Photonics (OFFCHIP): a universal optical interface;” MIT Libraries—Open Access Articles; Jan. 13, 2020; 9 pages. [cited by applicant]