IP Library › Granted Patent US 12,604,536
Granted Patent B2
US 12,604,536 · App. 17/912,753 · Granted Apr 14, 2026

Semiconductor device and method for manufacturing semiconductor device

Inventors: Yoichi Iikubo (Tokyo, JP); Daisuke Yamaguchi (Iwata, JP); Yuichi Yanagisawa (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H10D99/00H10D30/6755H10B12/05
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,604,536
App. No.
17/912,753
Granted
Apr 14, 2026
Kind
B2
Abstract

A method for manufacturing a semiconductor device with a high yield is provided. In a semiconductor device including an oxide semiconductor over a substrate, when an insulator in contact with the oxide semiconductor, such as a gate insulator or an interlayer film, is deposited, the insulator can be deposited without diffusion of hydrogen into the oxide semiconductor by setting a constant derived from deposition conditions within a given range. Specifically, setting values of deposition power, the effective electrode area, deposition pressure, and the flow rate of a deposition gas containing hydrogen in the deposition conditions can be selected as appropriate.

Claims (112)

1 . A method for manufacturing a semiconductor device, comprising:

forming an oxide semiconductor over a substrate;

forming a conductor over and in contact with the oxide semiconductor;

removing part of the conductor and part of the oxide semiconductor, thereby forming an island-shaped conductor and an island-shaped oxide semiconductor, and

forming an insulator over the island-shaped conductor by a chemical vapor deposition method under conditions satisfying a relation of Formula (1) below,

[

Formula

⁢

1

]

0

<

(

PW

[

W

]

/

S

[

cm

2

]

)

×

P

[

P

⁢

a

]

f

[

sccm

]

≤

8

(

1

)

wherein PW [W] represents a deposition power, S [cm 2 ] represents an effective electrode area, P [Pa] represents a deposition pressure, and f [sccm] represents a flow rate of a silane-based deposition gas,

wherein PW [W] is 85 or less, and

wherein P [Pa] is 100 or less.

2 . The method for manufacturing a semiconductor device, according to claim 1 , further comprising:

removing part of the island-shaped conductor, thereby exposing the island-shaped oxide semiconductor,

wherein the insulator is deposited in an exposed region of the island-shaped oxide semiconductor.

3 . The method for manufacturing a semiconductor device, according to claim 2 , further comprising:

depositing a metal oxide film over and in contact with the island-shaped conductor.

4 . The method for manufacturing a semiconductor device, according to claim 3 , wherein the metal oxide film inhibits diffusion of hydrogen and impurities.

5 . The method for manufacturing a semiconductor device, according to claim 4 , wherein the metal oxide film is an insulating film.

6 . The method for manufacturing a semiconductor device, according to claim 1 , wherein the oxide semiconductor is an In—Ga—Zn oxide.

7 . The method for manufacturing a semiconductor device, according to claim 1 , wherein the conductor comprises nitrogen.

8 . The method for manufacturing a semiconductor device, according to claim 1 , wherein P [Pa] is 40 or less.

9 . The method for manufacturing a semiconductor device, according to claim 1 , further comprising:

removing part of the insulator and part of the island-shaped conductor, thereby exposing the island-shaped oxide semiconductor.

10 . A method for manufacturing a semiconductor device, comprising:

forming an oxide semiconductor over a substrate;

forming a conductor over and in contact with the oxide semiconductor;

removing part of the conductor and part of the oxide semiconductor, thereby forming an island-shaped conductor and an island-shaped oxide semiconductor, and

forming an insulator over the island-shaped conductor by a chemical vapor deposition method under conditions satisfying a relation of Formula (2) below,

[

Formula

⁢

2

]

0

<

(

PW

[

W

]

/

S

[

cm

2

]

)

×

P

[

P

⁢

a

]

f

[

sccm

]

≤

7

(

2

)

wherein PW [W] represents a deposition power, S [cm 2 ] represents an effective electrode area, P [Pa] represents a deposition pressure, and f [sccm] represents a flow rate of a silane-based deposition gas,

wherein PW [W] is 85 or less, and

wherein P [Pa] is 100 or less.

11 . The method for manufacturing a semiconductor device, according to claim 10 , further comprising:

removing part of the island-shaped conductor, thereby exposing the island-shaped oxide semiconductor,

wherein the insulator is deposited in an exposed region of the island-shaped oxide semiconductor.

12 . The method for manufacturing a semiconductor device, according to claim 11 , further comprising:

depositing a metal oxide film over and in contact with the island-shaped conductor.

13 . The method for manufacturing a semiconductor device, according to claim 12 , wherein the metal oxide film inhibits diffusion of hydrogen and impurities.

14 . The method for manufacturing a semiconductor device, according to claim 12 , wherein the metal oxide film is an insulating film.

15 . The method for manufacturing a semiconductor device, according to claim 10 , wherein the oxide semiconductor is an In—Ga—Zn oxide.

16 . The method for manufacturing a semiconductor device, according to claim 10 , wherein the conductor comprises nitrogen.

17 . The method for manufacturing a semiconductor device, according to claim 10 , wherein P [Pa] is 40 or less.

18 . The method for manufacturing a semiconductor device, according to claim 10 , further comprising:

removing part of the insulator and part of the island-shaped conductor, thereby exposing the island-shaped oxide semiconductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2022
From: IIKUBO, YOICHI; YAMAGUCHI, DAISUKE; YANAGISAWA, YUICHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 061139/0356 →
Priority Claims (1)
JP 2020-056394 · Mar 26, 2020 · national
Continuity (1)
Related Publication 20230144044A1 · May 11, 2023
References Cited (42)
US 6251800B1 · Sun · 2001 [cited by examiner]
US 8901556B2 · Okazaki et al. · 2014 [cited by applicant]
US 9318317B2 · Okazaki et al. · 2016 [cited by applicant]
US 9337342B2 · Okazaki et al. · 2016 [cited by applicant]
US 9570626B2 · Okazaki et al. · 2017 [cited by applicant]
US 10096719B2 · Okazaki et al. · 2018 [cited by applicant]
US 10170599B2 · Okazaki et al. · 2019 [cited by applicant]
US 10741694B2 · Okazaki et al. · 2020 [cited by applicant]
US 11257960B2 · Yamazaki et al. · 2022 [cited by applicant]
US 11437523B2 · Okazaki et al. · 2022 [cited by applicant]
US 20110018073A1 · Wang · 2011 [cited by examiner]
US 20110156027A1 · Yamazaki et al. · 2011 [cited by applicant]
US 20120032730A1 · Koyama · 2012 [cited by applicant]
US 20150380561A1 · Won · 2015 [cited by examiner]
US 20170040457A1 · Okazaki · 2017 [cited by examiner]
US 20170162678A1 · Yim · 2017 [cited by examiner]
US 20170309732A1 · Yamazaki · 2017 [cited by examiner]
US 20200185528A1 · Yamazaki et al. · 2020 [cited by applicant]
US 20210119054A1 · Yamazaki et al. · 2021 [cited by applicant]
US 20210222298A1 · Kobayashi et al. · 2021 [cited by applicant]
US 20210320192A1 · Yamazaki et al. · 2021 [cited by applicant]
US 20220352384A1 · Oota et al. · 2022 [cited by applicant]
US 20230006064A1 · Okazaki et al. · 2023 [cited by applicant]
US 20240178323A1 · Okazaki et al. · 2024 [cited by applicant]
CN 111918982A · 2020 [cited by applicant]
JP 2011151383A · 2011 [cited by applicant]
JP 2012257187A · 2012 [cited by applicant]
JP 2014007381A · 2014 [cited by applicant]
JP 2014033181A · 2014 [cited by applicant]
JP 2020004913A · 2020 [cited by examiner]
JP 2020027825A · 2020 [cited by applicant]
KR 20200123207A · 2020 [cited by applicant]
TW 202033825 · 2020 [cited by applicant]
WO WO2013150927 · 2013 [cited by applicant]
WO WO2019186331A1 · 2019 [cited by applicant]
WO WO2020175152A1 · 2020 [cited by applicant]
International Search Report (Application No. PCT/IB2021/052065) Dated Jun. 22, 2021. [cited by applicant]
Written Opinion (Application No. PCT/IB2021/052065) Dated Jun. 22, 2021. [cited by applicant]
Yamazaki, S. et al., “Research, Development, and Application of Crystalline Oxide Semiconductor,” SID Digest '12: SID International Symposium Digest of Technical Papers, Jun. 5, 2012, vol. 43, No. 1, pp. 183-186. [cited by applicant]
Yamazaki, S. et al., “Properties of crystalline In—Ga—Zn-oxide semiconductor and its transistor characteristics,” Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , Mar. 31, 2014, vol. 53, No. 4S, pp. 04ED18-1-… [cited by applicant]
Kato, K. et al., “Evaluation of Off-State Current Characteristics of Transistor Using Oxide Semiconductor Material, Indium-Gallium-Zinc Oxide,” Jpn. J. Appl. Phys. (Japanese Journal of Applied Physics) , 2012, vol. 51, … [cited by applicant]
Shishido, H. et al., “2351-ppi OLED Display with Stacked OS-FETs with L = 0.36μm,” SID Digest '19: SID International Symposium Digest of Technical Papers, May 29, 2019, vol. 50, No. 1, pp. 315-318. [cited by applicant]