IP Library Granted Patent US 12,604,735
Granted Patent B2
US 12,604,735 · App. 17/707,273 · Granted Apr 14, 2026

Device with airgap structure

Inventors: Uppili S. Raghunathan (Essex Junction, VT); Vibhor Jain (Williston, VT); Siva P. Adusumilli (South Burlington, VT); Yves T. Ngu (Williston, VT); Johnatan A. Kantarovsky (South Burlington, VT); Sebastian T. Ventrone (South Burlington, VT)
Assignee: GLOBALFOUNDRIES U.S. Inc.
H01L23/552H01L21/764H10D10/821H10D62/115
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,604,735
App. No.
17/707,273
Granted
Apr 14, 2026
Kind
B2
Abstract

The present disclosure relates to semiconductor structures and, more particularly, to devices with airgap structures and methods of manufacture. The structure includes: a semiconductor substrate with a trap-rich region; one or more airgap structures within the semiconductor substrate; at least one deep trench isolation structure laterally surrounding the one or more airgap structures and extending into the semiconductor substrate; and a device over the one or more airgap structures.

Claims (27)

1. A structure comprising:

a semiconductor substrate comprising a trap-rich region;

plural airgap structures within the semiconductor substrate, wherein the plural airgap structures are within the trap-rich region;

at least one deep trench isolation structure laterally surrounding the plural airgap structures and extending into the semiconductor substrate, wherein the plural airgap structures are bounded by the at least one deep trench structure and isolated from one another by pillars comprising the trap-rich region; and

a device over the plural airgap structures.

2. The structure of claim 1 , wherein the at least one airgap structure is within the trap-rich region below the device.

3. The structure of claim 1 , wherein the device is a heterojunction bipolar transistor comprising a collector, a base and an emitter.

4. The structure of claim 1 , wherein the trap-rich region comprises amorphous semiconductor material below the device.

5. The structure of claim 4 , wherein the trap-rich region extends at least partially below the at least one deep trench isolation structure within the semiconductor substrate.

6. The structure of claim 1 , further comprising epitaxial semiconductor material that seals the plural airgap structures.

7. The structure of claim 1 , further comprising shallow trench isolation structures above the trap-rich region.

8. A structure comprising:

a semiconductor substrate comprising a trap-rich region of amorphous semiconductor material;

shallow trench isolation structures above the trap-rich region;

deep trench isolation structures extending into the semiconductor substrate to a depth below the shallow trench isolation structures;

plural airgap structures bounded by the deep trench isolation structures and isolated from one another by pillars comprising the trap-rich region, wherein the plural airgap structures are within the trap-rich region; and

a device above the plural airgap structures and the trap rich region.

9. The structure of claim 8 , wherein the at least one airgap structure is within the trap-rich region below the device.

10. The structure of claim 8 , wherein the device is a heterojunction bipolar transistor comprising a collector, a base and an emitter.

11. The structure of claim 8 , wherein the trap-rich region is also bounded by the deep trench isolation structures.

12. The structure of claim 8 , wherein the trap-rich region extends at least partially below the deep trench isolation structures.

13. The structure of claim 8 , further comprising epitaxial semiconductor material that seals the plural airgap structures.

14. A method comprising:

forming a semiconductor substrate comprising a trap-rich region;

forming plural airgap structures within the semiconductor substrate, wherein the plural airgap structures are within the trap-rich region;

forming at least one deep trench isolation structure laterally surrounding the plural airgap structures and extending into the semiconductor substrate, wherein the plural airgap structures are bounded by the at least one deep trench structure and isolated from one another by pillars comprising the trap-rich region; and

forming a device over the plural airgap structures.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2022
From: RAGHUNATHAN, UPPILI S.; JAIN, VIBHOR; ADUSUMILLI, SIVA P.; NGU, YVES T.; KANTAROVSKY, JOHNATAN A.; VENTRONE, SEBASTIAN T.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 059430/0954 →
Continuity (1)
Related Publication 20230317627A1 · Oct 5, 2023
References Cited (38)
US 6297119B1 · Tsutsui et al. · 2001 [cited by applicant]
US 6365447B1 · Hebert et al. · 2002 [cited by applicant]
US 7303968B2 · Dunn et al. · 2007 [cited by applicant]
US 7936041B2 · Johnson et al. · 2011 [cited by applicant]
US 9029229B2 · Adkisson et al. · 2015 [cited by applicant]
US 9159817B2 · Camillo-Castillo et al. · 2015 [cited by applicant]
US 9368608B1 · Camillo-Castillo et al. · 2016 [cited by applicant]
US 9653566B2 · Camillo-Castillo et al. · 2017 [cited by applicant]
US 9722057B2 · Camillo-Castillo et al. · 2017 [cited by applicant]
US 10388728B1 · Zierak et al. · 2019 [cited by applicant]
US 10446643B2 · Adusumilli et al. · 2019 [cited by applicant]
US 10692753B2 · Jaffe et al. · 2020 [cited by applicant]
US 10903316B2 · Stamper et al. · 2021 [cited by applicant]
US 11016055B2 · Campanella-Pineda et al. · 2021 [cited by applicant]
US 11056382B2 · Adusumilli et al. · 2021 [cited by applicant]
US 11271077B2 · Stamper et al. · 2022 [cited by applicant]
US 20100283084A1 · Ohnishi · 2010 [cited by examiner]
US 20110127615A1 · Tanaka · 2011 [cited by applicant]
US 20150145043A1 · Huang et al. · 2015 [cited by applicant]
US 20160071925A1 · Jaffe et al. · 2016 [cited by applicant]
US 20170170056A1 · Jaffe et al. · 2017 [cited by applicant]
US 20180083098A1 · Goktepeli · 2018 [cited by applicant]
US 20180166324A1 · Schaeffer et al. · 2018 [cited by applicant]
US 20190013382A1 · Stamper et al. · 2019 [cited by applicant]
US 20190081138A1 · Liu · 2019 [cited by examiner]
US 20190139819A1 · Jaffe · 2019 [cited by examiner]
US 20190229185A1 · Adusumilli et al. · 2019 [cited by applicant]
US 20190312142A1 · Adusumilli et al. · 2019 [cited by applicant]
US 20200219760A1 · Kantarovsky et al. · 2020 [cited by applicant]
US 20210091180A1 · Pekarik · 2021 [cited by examiner]
US 20210257454A1 · Adusumilli et al. · 2021 [cited by applicant]
US 20220190108A1 · Rana · 2022 [cited by examiner]
Search Report in related EP Application No. 22200004.4-1211 / 4254476 dated Sep. 13, 2023, 8 pages. [cited by applicant]
Notice of Allowance dated Apr. 18, 2024 in related U.S. Appl. No. 17/157,269, 10 pages. [cited by applicant]
Ildefonso et al., “Comparison of Single-Event Transients in SiGe HBTs on Bulk and Thick-Film SOI”, IEEE Transactions on Nuclear Science, vol. 67, Issue 1, Jan. 2020, Abstract, 2 pages. [cited by applicant]
Specification and Drawings for U.S. Appl. No. 17/157,269, filed Jan. 25, 2021, 33 pages. [cited by applicant]
Final Office Action dated Jan. 30, 2024 in related U.S. Appl. No. 17/157,269, 17 pages. [cited by applicant]
Response to Final Office Action dated Mar. 20, 2024 in related U.S. Appl. No. 17/157,269, 10 pages. [cited by applicant]