IP Library › Granted Patent US 12,622,040
Granted Patent B2
US 12,622,040 · App. 18/150,118 · Granted May 5, 2026

Diode with contact structure including an improved barrier region and related manufacturing process

Inventors: Ettore Chiacchio (Catania, IT); Ignazio Bertuglia (Catania, IT)
Assignee: STMICROELECTRONICS S.r.l.
H10D64/64H01L21/28537H10D8/051H10D8/60H10D62/107
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,622,040
App. No.
18/150,118
Granted
May 5, 2026
Kind
B2
Abstract

The present disclosure is directed to a diode with a semiconductor body of silicon including a cathode region, which has a first conductivity type and is delimited by a front surface; and an anode region, which has a second conductivity type and extends into the cathode region from the front surface. The diode further includes a barrier region of cobalt disilicide, arranged on the anode region; and a metallization region of aluminum or of an aluminum alloy, arranged on the barrier region. The barrier region contacts the anode region.

Claims (54)

1 . A diode comprising:

a semiconductor body;

a cathode region in the semiconductor body and delimited by a front surface of the semiconductor body, the cathode region having a first conductivity type;

an anode region in the semiconductor body and extending into the cathode region from the front surface, the anode region having a second conductivity type, the anode region including an inner portion and a peripheral portion;

a field oxide region on the semiconductor body and on the peripheral portion of the anode region;

a front dielectric region on the field oxide region;

a first opening in the field oxide region and the front dielectric region, the first opening overlying the inner portion of the anode region;

a barrier region including cobalt disilicide, the barrier region extending in the first opening, in direct contact with the inner portion of the anode region; and

a metallization region including aluminum, arranged on the barrier region.

2 . The diode according to claim 1 , wherein

the semiconductor body includes silicon,

the second conductivity type is a P-type conductivity, and

the anode region has a peak doping level between 1*10 14 cm −3 and 1*10 16 cm −3 .

3 . The diode according to claim 1 , wherein the metallization region extends on the front dielectric region and in the first opening.

4 . The diode according to claim 1 , wherein the semiconductor body includes an enriched anode region having the second conductivity type, and

the enriched anode region extends into the inner portion of the anode region, and has a doping level higher than a doping level of the anode region.

5 . The diode according to claim 1 , wherein

the barrier region extends on the inner portion and on the peripheral portion of the anode region,

the front dielectric region is on a portion of the barrier region that is on the peripheral portion of the anode region, and

the metallization region extends on the front dielectric region and on the portion of the barrier region that is on the inner portion of the anode region.

6 . The diode according to claim 1 , wherein

the anode region includes an enriched anode region extending into the inner portion,

the enriched anode region has a doping level that is greater than a doping level of the inner portion and the peripheral portion, and

the barrier region extends inside the first opening, on the enriched anode region.

7 . A device, comprising:

a semiconductor substrate;

a cathode region in the semiconductor substrate;

an anode region in the cathode region;

a barrier region on the anode region;

a first dielectric layer on the semiconductor substrate, the first dielectric layer having a first opening overlying the barrier region;

a second dielectric layer on the first dielectric layer, the second dielectric layer having a second opening overlying the first opening;

a first metallization structure on a first side of the semiconductor substrate; and

a second metallization structure on a second side, opposite to the first side, of the semiconductor substrate, on the second dielectric layer, and in the second opening, the second metallization structure including aluminum.

8 . The device of claim 7 , wherein a portion of the second dielectric layer is spaced from the anode region by a portion of the barrier region.

9 . The device of claim 7 , further comprising:

an enriched anode region in the anode region and underlying the barrier region.

10 . A diode comprising:

a semiconductor body;

a cathode region in the semiconductor body and delimited by a front surface of the semiconductor body, the cathode region having a first conductivity type;

an anode region in the semiconductor body and extending into the cathode region from the front surface, the anode region having a second conductivity type, the anode region including an inner portion, a peripheral portion, and an enriched anode region extending into the inner portion, the enriched anode region having a doping level that is greater than a doping level of the inner portion and the peripheral portion;

a field oxide region on the peripheral portion;

a front dielectric region on the field oxide region; and

a first opening in the field oxide region and the front dielectric region, and overlying the enriched anode region, and

a barrier region including cobalt disilicide, extending inside the first opening, on the enriched anode region; and

a metallization region including aluminum, arranged on the barrier region.

11 . The diode according to claim 10 , wherein

the semiconductor body includes silicon,

the second conductivity type is a P-type conductivity, and

the anode region has a peak doping level between 1*10 14 cm −3 and 1*10 16 cm −3 .

12 . The diode according to claim 10 , wherein the metallization region extends on the front dielectric region and in the first opening.

13 . The diode according to claim 10 , wherein

the barrier region extends on the inner portion and on the peripheral portion of the anode region,

the front dielectric region is on a portion of the barrier region that is on the peripheral portion of the anode region, and

the metallization region extends on the front dielectric region and on the portion of the barrier region that is on the inner portion of the anode region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 6, 2023
From: CHIACCHIO, ETTORE; BERTUGLIA, IGNAZIO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 062601/0284 →
Priority Claims (1)
IT 102022000000203 · Jan 10, 2022 · national
Continuity (1)
Related Publication 20230223458A1 · Jul 13, 2023
References Cited (18)
US 10658467B2 · Hori · 2020 [cited by examiner]
US 11309438B2 · Ohse · 2022 [cited by examiner]
US 11502205B2 · Hori · 2022 [cited by examiner]
US 11527634B2 · Ohse · 2022 [cited by examiner]
US 20050026379A1 · Kammler et al. · 2005 [cited by applicant]
US 20150115449A1 · Schaffer et al. · 2015 [cited by applicant]
US 20150303268A1 · Ishimaru · 2015 [cited by examiner]
US 20170186847A1 · Hikasa · 2017 [cited by examiner]
US 20210226031A1 · Kojima · 2021 [cited by examiner]
CN 1841678A · 2006 [cited by applicant]
CN 113451298A · 2021 [cited by applicant]
CN 220189657U · 2023 [cited by applicant]
EP 2341528A1 · 2011 [cited by applicant]
EP 3196943A1 · 2017 [cited by applicant]
WO 2014202750A1 · 2014 [cited by applicant]
Broadbent et al., “Self-Aligned Silicided (PtSi and CoSi2) Ultra-Shallow p+ /n Junctions,” [cited by applicant]
Thijs et al., “Impact of Elevated Source Drain Architecture on ESD Protection Devices for a 90nm CMOS Technology Node,” [cited by applicant]
Zhang et al., “Self-aligned silicides for Ohmic contacts in complementary metal-oxide-semiconductor technology: TiSi2, CoSi2, and NiSi,” [cited by applicant]