IP Library Granted Patent US 12,622,140
Granted Patent B2
US 12,622,140 · App. 18/746,913 · Granted May 5, 2026

Display apparatus

Inventors: Seongmin Wang (Yongin-si, KR); Youngin Hwang (Yongin-si, KR); Yongho Yang (Yongin-si, KR)
Assignee: Samsung Display Co., Ltd.
H10K59/126H10K59/1216H10K59/131
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,622,140
App. No.
18/746,913
Granted
May 5, 2026
Kind
B2
Abstract

A display apparatus including a first thin-film transistor (TFT) including a first semiconductor layer including a silicon semiconductor; a second TFT including a second semiconductor layer including an oxide semiconductor; a first shielding layer configured to overlap the first TFT and positioned between a substrate and the first TFT; and a second shielding layer configured to overlap the second TFT and positioned between the substrate and the second TFT.

Claims (45)

1 . A display apparatus comprising a first pixel and a second pixel in display area, each of the first pixel and the second pixel comprising:

a driving transistor comprising a first semiconductor layer comprising a silicon and a first gate electrode;

a first switching transistor comprising a second semiconductor layer comprising a silicon and a second gate electrode;

a second switching transistor comprising a third semiconductor layer comprising an oxide and a third gate electrode;

a first capacitor comprising a first electrode and a second electrode;

a first shielding layer overlapping the driving transistor, the first shielding layer interposed between a substrate and the first semiconductor layer; and

a second shielding layer overlapping the second switching transistor, the second shielding layer interposed between the substrate and the third semiconductor layer,

wherein the first electrode of the first capacitor is a part of a scan line connected to the second gate electrode, and the second electrode of the first capacitor is a part of the third semiconductor layer.

2 . The display apparatus of claim 1 , further comprising a first connecting electrode connected to the first gate electrode and the third semiconductor layer in each of the first pixel and the second pixel.

3 . The display apparatus of claim 2 , wherein at least one of the first electrode and the second electrode of the first capacitor overlaps the first connecting electrode.

4 . The display apparatus of claim 2 , wherein the first capacitor overlaps the second shielding layer.

5 . The display apparatus of claim 1 , wherein the second shielding layer of the first pixel and the second shielding layer of the second pixel are one body.

6 . The display apparatus of claim 1 , wherein a same voltage is applied to the third gate electrode and the second shielding layer.

7 . The display apparatus of claim 1 , further comprising a second connecting electrode connected to the first semiconductor layer and the third semiconductor layer in each of the first pixel and the second pixel.

8 . The display apparatus of claim 7 , further comprising a third switching transistor comprising a fourth semiconductor layer comprising a silicon and a fourth gate electrode.

9 . The display apparatus of claim 8 , further comprising a control line connected to the fourth gate electrode of the third switching transistor, the control line overlaps the first shielding layer.

10 . The display apparatus of claim 1 , further comprising a power line overlapping first shielding layers and second shielding layers of the first pixel and the second pixel.

11 . The display apparatus of claim 1 , wherein the scan line and the second gate electrode are one body.

12 . A display apparatus comprising a first pixel and a second pixel in display area, each of the first pixel and the second pixel comprising:

a driving transistor comprising a first semiconductor layer comprising silicon and a first gate electrode;

a first switching transistor comprising a second semiconductor layer comprising an oxide and a second gate electrode;

a first shielding layer overlapping the driving transistor, the first shielding layer interposed between a substrate and the first semiconductor layer;

a second shielding layer overlapping the first switching transistor, the second shielding layer interposed between the substrate and the second semiconductor layer;

a second connecting electrode on the second gate electrode and connected to the first semiconductor layer and the second semiconductor layer; and

a first connecting electrode on the second gate electrode and connected to the first gate electrode and the second semiconductor layer, wherein

a part of the first connection electrode overlaps the first shielding layer in a plan view, and

the second shielding layer of the first pixel and the second shielding layer of the second pixel are one body.

13 . The display apparatus of claim 12 , further comprising a power line overlapping first shielding layers and second shielding layers of the first pixel and the second pixel.

14 . The display apparatus of claim 12 , wherein each of the first pixel and the second pixel further comprises a capacitor overlapping the driving transistor.

15 . The display apparatus of claim 14 , wherein

the capacitor comprises a first electrode and a second electrode, and

the second electrode of the capacitor and the second shielding layer are disposed on the same layer.

16 . The display apparatus of claim 14 , wherein a layer on which the first shielding layer is disposed and a layer on which the second shielding layer is disposed are different from each other.

17 . A display apparatus comprising a first pixel and a second pixel in display area, each of the first pixel and the second pixel comprising:

a driving transistor comprising a first semiconductor layer comprising a silicon and a first gate electrode;

a first switching transistor comprising a second semiconductor layer comprising an oxide and a second gate electrode;

a second switching transistor comprising a third semiconductor layer comprising a silicon and a third gate electrode;

a first shielding layer overlapping the driving transistor, the first shielding layer interposed between a substrate and the first semiconductor layer;

a second shielding layer overlapping the first switching transistor, the second shielding layer interposed between the substrate and the second semiconductor layer; and

a control line connected to the third gate electrode of the second switching transistor,

wherein the control line overlaps the first shielding layers of the first pixel and the second pixel.

18 . The display apparatus of claim 17 , wherein a same voltage is applied to the second gate electrode and the second shielding layer.

19 . The display apparatus of claim 17 , wherein the control line and the third gate electrode are one body.

20 . The display apparatus of claim 19 , further comprising a third switching transistor comprising a fourth semiconductor layer comprising a silicon and a fourth gate electrode,

wherein the second semiconductor layer and the fourth semiconductor layer are one body.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 18, 2024
From: WANG, SEONGMIN; HWANG, YOUNGIN; YANG, YONGHO
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 067761/0149 →
Priority Claims (1)
KR 10-2018-0107379 · Sep 7, 2018 · national
Continuity (4)
Continuation 18138870 · Apr 25, 2023
Continuation 17199890 · Mar 12, 2021
Continuation 16365757 · Mar 27, 2019
Related Publication 20240341133A1 · Oct 10, 2024
References Cited (33)
US 9397124B2 · Choi et al. · 2016 [cited by applicant]
US 9881986B2 · Cho et al. · 2018 [cited by applicant]
US 10083990B2 · Oh et al. · 2018 [cited by applicant]
US 10381426B2 · Ka et al. · 2019 [cited by applicant]
US 11271061B2 · Kim et al. · 2022 [cited by applicant]
US 20130026929A1 · Kasai · 2013 [cited by applicant]
US 20150137101A1 · Choi et al. · 2015 [cited by applicant]
US 20150187750A1 · Kim et al. · 2015 [cited by applicant]
US 20150187959A1 · Yoon · 2015 [cited by applicant]
US 20160005803A1 · Ryu et al. · 2016 [cited by applicant]
US 20160064421A1 · Oh et al. · 2016 [cited by applicant]
US 20170117343A1 · Oh et al. · 2017 [cited by applicant]
US 20170162115A1 · Chen et al. · 2017 [cited by applicant]
US 20170338252A1 · Lee · 2017 [cited by examiner]
US 20180033849A1 · Noh et al. · 2018 [cited by applicant]
US 20180122835A1 · Watakabe et al. · 2018 [cited by applicant]
US 20180151125A1 · Lee · 2018 [cited by applicant]
US 20180197474A1 · Jeon et al. · 2018 [cited by applicant]
US 20180277661A1 · Nagayama et al. · 2018 [cited by applicant]
EP 3264408 · 2018 [cited by applicant]
JP 201350697 · 2013 [cited by applicant]
KR 20150075687 · 2015 [cited by applicant]
KR 1020150101415 · 2015 [cited by applicant]
KR 20150101409 · 2015 [cited by applicant]
KR 1020160027907 · 2016 [cited by applicant]
KR 1020170064128 · 2017 [cited by applicant]
KR 1020170129508 · 2017 [cited by applicant]
KR 1020180072440 · 2018 [cited by applicant]
Non-Final Office Action mailed Jun. 10, 2020, in U.S. Appl. No. 16/365,757. [cited by applicant]
Notice of Allowance mailed Dec. 11, 2020, in U.S. Appl. No. 16/365,757. [cited by applicant]
Non-Final Office Action mailed Jun. 9, 2022, in U.S. Appl. No. 17/199,890. [cited by applicant]
Final Office Action mailed Oct. 6, 2022, in U.S. Appl. No. 17/199,890. [cited by applicant]
Notice of Allowance mailed Jan. 19, 2023, in U.S. Appl. No. 17/199,890. [cited by applicant]