IP Library › Granted Patent US 12,622,279
Granted Patent B2
US 12,622,279 · App. 16/222,920 · Granted May 5, 2026

Package with dual layer routing including ground return path

Inventors: Woochan Kim (Sunnyvale, CA); Benjamin Allen Samples (San Jose, CA); Vivek Kishorechand Arora (San Jose, CA)
Assignee: TEXAS INSTRUMENTS INCORPORATED
H01L23/66H01L21/4825H01L21/561H01L21/565H01L21/78H01L23/3135H01L23/4951H01L23/4952H01L23/49537H01L23/49562H01L23/49575H01L2224/16245H01L2224/16258H01L2224/1626H10D62/8503
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,622,279
App. No.
16/222,920
Granted
May 5, 2026
Kind
B2
Abstract

A package includes a first leadframe including a plurality of leads and a conductor, a first semiconductor die mounted on a first surface of the first leadframe and attached to a first subset of the plurality of leads and the conductor, and a second semiconductor die mounted on the first surface of the first leadframe and attached a second subset of the plurality of leads and the conductor. The conductor provides a direct electrical connection for an electrical signal between the first semiconductor die and the second semiconductor die. The package further includes a second leadframe. The first leadframe is mounted on the second leadframe via a second surface of the first leadframe, the second surface opposite the first surface. The second leadframe provides a ground return path between the between the first semiconductor die and the second semiconductor die for the electrical signal.

Claims (26)

1 . A package comprising:

a first leadframe including a plurality of leads and a conductor;

a first semiconductor die mounted on a first surface of the first leadframe and attached to a first subset of the plurality of leads and the conductor;

a second semiconductor die mounted on the first surface of the first leadframe and attached to a second subset of the plurality of leads and the conductor, the conductor providing a direct electrical connection between the first semiconductor die and the second semiconductor die; and

a second leadframe, the first leadframe mounted on the second leadframe via a second surface of the first leadframe, the second surface facing in an opposite direction to the first surface;

wherein the second leadframe includes a first lead electrically coupled to the first semiconductor die, a second lead electrically coupled to the second semiconductor die, and a conductive member connecting the first lead to the second lead and having a thickness less than the first and second leads.

2 . The package of claim 1 , further comprising a mold compound covering portions of the first leadframe but not the second leadframe.

3 . The package of claim 2 , wherein the mold compound further covers portions of the first semiconductor die and the second semiconductor die.

4 . The package of claim 2 , wherein the mold compound forms a first mold, the package further comprising a second mold of the mold compound, the second mold of the mold compound filling space between the first leadframe and the second leadframe and covering the first mold and portions of the second leadframe.

5 . The package of claim 4 , wherein the second leadframe forms a recess including the first leadframe, the first semiconductor die, and the second semiconductor die that are recessed relative to portions of the second leadframe surrounding the recess, and the second mold of the mold compound further covers the first semiconductor die and the second semiconductor die within the recess.

6 . The package of claim 4 , wherein the second mold of the mold compound is flush with a surface of the second leadframe opposite the first leadframe, and wherein the surface is exposed on a package surface of the package.

7 . The package of claim 1 , wherein the first leadframe and the second leadframe are in a stacked arrangement, and a route of the direct electrical connection of the first leadframe overlaps a route of a ground return path between the first semiconductor die and the second semiconductor die provided by the conductive member of the second leadframe.

8 . The package of claim 1 , wherein the first semiconductor die is mounted on the first surface of the first leadframe in a first flipchip arrangement, and the second semiconductor die is mounted on the first surface of the first leadframe in a second flipchip arrangement.

9 . The package of claim 1 , wherein the second leadframe forms a recess including the first leadframe, the first semiconductor die, and the second semiconductor die that are recessed relative to portions of the second leadframe surrounding the recess.

10 . The package of claim 1 , wherein the first semiconductor die is a gallium nitride die.

11 . The package of claim 1 , wherein the first leadframe is formed from a first sheet of metal and the second leadframe is formed from a second sheet of metal.

12 . The package of claim 1 , wherein the conductor of the first leadframe is electrically and physically isolated from the plurality of leads of the first leadframe.

13 . The package of claim 1 , wherein the first semiconductor die is separated from the second semiconductor die by an area therebetween, the conductor extends between a first end of the conductor and a second end of the conductor, the first end of the conductor extends beyond a first side of the area, and the second end of the conductor extends beyond a second side of the area opposite the first side.

14 . The package of claim 1 , wherein the second leadframe includes a bonding surface that is recessed relative to an outer surface of the second leadframe, the first leadframe mounted to the bonding surface, the bonding surface recessed relative to the outer surface by a first distance, the first and second semiconductor dies disposed within the first distance between the bonding surface and the outer surface.

15 . A package comprising:

a first leadframe including a plurality of leads;

a first gallium nitride die mounted on a first surface of the first leadframe and attached to a first subset of the plurality of leads and a conductor;

a second gallium nitride die mounted on the first surface of the first leadframe and attached to a second subset of the plurality of leads and the conductor, the conductor providing a direct electrical connection between the first gallium nitride die and the second gallium nitride die; and

a second leadframe, the first leadframe mounted on the second leadframe via a second surface of the first leadframe, the second surface facing in an opposite direction to the first surface, wherein the second leadframe includes a first lead electrically coupled to the first gallium nitride die, a second lead electrically coupled to the second gallium nitride die, and a conductive member connecting the first lead to the second lead and having a thickness less than the first and second leads.

16 . The package of claim 13 , wherein the conductive member of the second leadframe extends between a first end of the conductive member and a second end of the conductive member, the first end of the conductive member extends beyond the first end of the conductor, and the second end of the conductive member extends beyond the second end of the conductor.

17 . The package of claim 16 , wherein the conductor is positioned between the first and second semiconductor dies, and the conductor extends in a same direction as the conductive member.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2018
From: KIM, WOOCHAN; SAMPLES, BENJAMIN ALLEN; ARORA, VIVEK KISHORECHAND
To: TEXAS INSTRUMENTS INCORPORATED
Reel/Frame 047941/0940 →
Continuity (1)
Related Publication 20200194390A1 · Jun 18, 2020
References Cited (58)
US 5008776A · Queyssac · 1991 [cited by examiner]
US 5245215A · Sawaya · 1993 [cited by examiner]
US 5592130A · Ikeda · 1997 [cited by examiner]
US 5663597A · Nelson et al. · 1997 [cited by applicant]
US 6239367B1 · Hsuan · 2001 [cited by examiner]
US 6384472B1 · Huang · 2002 [cited by examiner]
US 6396136B2 · Kalidas et al. · 2002 [cited by applicant]
US 6492726B1 · Quek · 2002 [cited by examiner]
US 6831352B1 · Tsai · 2004 [cited by examiner]
US 6917097B2 · Chow · 2005 [cited by examiner]
US 7135759B2 · Efland et al. · 2006 [cited by applicant]
US 7598605B2 · Akiyama · 2009 [cited by examiner]
US 7838340B2 · Cruz et al. · 2010 [cited by applicant]
US 8299588B1 · Tateishi et al. · 2012 [cited by applicant]
US 8354303B2 · Lopez et al. · 2013 [cited by applicant]
US 8357564B2 · Chi · 2013 [cited by examiner]
US 8450149B2 · Bayan et al. · 2013 [cited by applicant]
US 8822273B2 · Kuo et al. · 2014 [cited by applicant]
US 8884414B2 · Lee et al. · 2014 [cited by applicant]
US 8946880B2 · Saye · 2015 [cited by applicant]
US 9029990B2 · Lee · 2015 [cited by examiner]
US 9177945B2 · Saye · 2015 [cited by applicant]
US 9209119B1 · Wang · 2015 [cited by examiner]
US RE46466E · Lange et al. · 2017 [cited by applicant]
US 9768145B2 · Yu · 2017 [cited by examiner]
US 10115651B2 · Nishimura · 2018 [cited by examiner]
US 10998272B2 · Aleksov · 2021 [cited by examiner]
US 11133263B2 · Strong · 2021 [cited by examiner]
US 20050116322A1 · Sando · 2005 [cited by examiner]
US 20060017141A1 · Luo · 2006 [cited by examiner]
US 20060099742A1 · Hochstenbach · 2006 [cited by examiner]
US 20080315380A1 · Tay · 2008 [cited by examiner]
US 20090014854A1 · Cho · 2009 [cited by examiner]
US 20090057857A1 · Kaneda · 2009 [cited by examiner]
US 20100289095A1 · Poeppel · 2010 [cited by examiner]
US 20110089546A1 · Bayan · 2011 [cited by examiner]
US 20110101542A1 · Camacho · 2011 [cited by examiner]
US 20110278707A1 · Chi · 2011 [cited by examiner]
US 20120025361A1 · Ito · 2012 [cited by examiner]
US 20120241915A1 · Bathan · 2012 [cited by examiner]
US 20120313229A1 · Lee · 2012 [cited by examiner]
US 20130049183A1 · Yao · 2013 [cited by examiner]
US 20130065361A1 · Shen · 2013 [cited by examiner]
US 20130127029A1 · Lee et al. · 2013 [cited by applicant]
US 20150155217A1 · Kim · 2015 [cited by examiner]
US 20150200162A1 · Constantino · 2015 [cited by examiner]
US 20150221584A1 · Lopez · 2015 [cited by examiner]
US 20150255443A1 · Xu · 2015 [cited by examiner]
US 20160172279A1 · Cho · 2016 [cited by applicant]
US 20160276185A1 · Samson · 2016 [cited by examiner]
US 20170062383A1 · Yee · 2017 [cited by examiner]
US 20170125324A1 · Joshi et al. · 2017 [cited by applicant]
US 20170213781A1 · Lee · 2017 [cited by examiner]
US 20180090419A1 · Ho · 2018 [cited by examiner]
US 20190013288A1 · Kim · 2019 [cited by examiner]
US 20200099365A1 · Choy · 2020 [cited by examiner]
EP 1376747A2 · 2004 [cited by applicant]
AN-1281 Bumped Die (Flip Chip) Packages, Texas Instruments Incorporated, Dallas, Texas, 2012. [cited by applicant]