IP Library › Granted Patent US 12,635,154
Granted Patent B2
US 12,635,154 · App. 18/108,089 · Granted May 19, 2026

Semiconductor device having Schottky barrier diode and p-n junction diode

Inventors: Yuto Adachi (Ibo Hyogo, JP); Yoichi Hori (Himeji Hyogo, JP); Makoto Mizukami (Ibo Hyogo, JP)
Assignees: Kabushiki Kaisha Toshiba; Toshiba Electronic Devices & Storage Corporation
H10D8/60H10D8/411H10D62/126H10D62/8325
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,635,154
App. No.
18/108,089
Granted
May 19, 2026
Kind
B2
Abstract

A semiconductor device includes a first electrode, a first semiconductor layer of a first conductivity type located on the first electrode, a second semiconductor layer of a second conductivity type located on a portion of the first semiconductor layer, a metal layer located on the first and second semiconductor layers, a second electrode located on the metal layer, a bonding member connected to an upper surface of the second electrode, and a conductive member located between the second semiconductor layer and the metal layer. The metal layer has a Schottky junction with the first semiconductor layer. The conductive member is made of a different material from the metal layer. An area ratio of the conductive member in a region directly under the bonding member is higher than an area ratio of the conductive member in a region other than the region directly under the bonding member.

Claims (69)

1 . A semiconductor device, comprising:

a first electrode;

a first semiconductor layer located on the first electrode, the first semiconductor layer being of a first conductivity type;

a second semiconductor layer located on a portion of the first semiconductor layer, the second semiconductor layer being of a second conductivity type;

a metal layer located on the first semiconductor layer and on the second semiconductor layer, the metal layer having a Schottky junction with the first semiconductor layer;

a second electrode located on the metal layer;

a bonding member connected to an upper surface of the second electrode; and

a plurality of conductive members located between the second semiconductor layer and the metal layer, the conductive members being made of a different material from the metal layer, an arrangement density of the conductive members in a region directly under the bonding member being higher than an arrangement density of the conductive members in a region other than the region directly under the bonding member, wherein

the plurality of conductive members are arranged at a first period along a first direction and at a second period along a second direction in the region directly under the bonding member,

the plurality of conductive members are arranged at a third period along the first direction and at a fourth period along the second direction in the region other than the region directly under the bonding member,

the third period is longer than the first period, and

the fourth period is longer than the second period.

2 . The device according to claim 1 , further comprising:

an insulating member located in the region directly under the bonding member,

the insulating member contacting the second semiconductor layer and the conductive member.

3 . The device according to claim 2 , wherein

the insulating member has a ring shape surrounding the conductive member.

4 . The device according to claim 1 , further comprising:

a plurality of third semiconductor layers located on an other portion of the first semiconductor layer,

the plurality of third semiconductor layers being of the second conductivity type.

5 . The device according to claim 4 , wherein

the plurality of third semiconductor layers is stripe-shaped and extends in a third direction.

6 . The device according to claim 1 , wherein

the first semiconductor layer and the second semiconductor layer include silicon and carbon.

7 . The device according to claim 1 , wherein the third period is twice the first period, and the fourth period is twice the second period.

8 . A semiconductor device, comprising:

a first electrode;

a first semiconductor layer located on the first electrode, the first semiconductor layer being of a first conductivity type;

a second semiconductor layer located on the first semiconductor layer in a plurality of first regions, the second semiconductor layer being of a second conductivity type;

a metal layer located on the first semiconductor layer and on the second semiconductor layer, the metal layer having a Schottky junction with the first semiconductor layer in a second region;

a second electrode located on the metal layer; and

a bonding member connected to an upper surface of the second electrode,

an arrangement density of the first regions in a region directly under the bonding member being greater than an arrangement density of the first regions in a region other than the region directly under the bonding member, wherein

the plurality of first regions are arranged at a first period along a first direction and at a second period along a second direction in the region directly under the bonding member,

the plurality of first regions are arranged at a third period along the first direction and at a fourth period along the second direction in the region other than the region directly under the bonding member,

the third period is longer than the first period, and

the fourth period is longer than the second period.

9 . The device according to claim 8 , further comprising:

a conductive member located between the second semiconductor layer and the metal layer in the first region.

10 . The device according to claim 8 , wherein

a plurality of the conductive members is provided, and

an arrangement density of the conductive members in the region directly under the bonding member is greater than an arrangement density of the conductive members in the region other than the region directly under the bonding member.

11 . The device according to claim 8 , further comprising:

an insulating member located in the region directly under the bonding member,

the insulating member contacting the second semiconductor layer and the conductive member.

12 . The device according to claim 11 , wherein

the insulating member has a ring shape surrounding the conductive member.

13 . The device according to claim 8 , further comprising:

a plurality of third semiconductor layers located on an other portion of the first semiconductor layer,

the plurality of third semiconductor layers being of the second conductivity type.

14 . The device according to claim 13 , wherein

the plurality of third semiconductor layers is stripe-shaped and extends in a third direction.

15 . The device according to claim 8 , wherein

the first semiconductor layer and the second semiconductor layer include silicon and carbon.

16 . The device according to claim 8 , wherein the third period is twice the first period, and the fourth period is twice the second period.

17 . A semiconductor device, comprising:

a first electrode;

a first semiconductor layer located on the first electrode, the first semiconductor layer being of a first conductivity type;

a second semiconductor layer located on a portion of the first semiconductor layer, the second semiconductor layer being of a second conductivity type;

a metal layer located on the first semiconductor layer and on the second semiconductor layer, the metal layer having a Schottky junction with the first semiconductor layer;

a second electrode located on the metal layer; and

a plurality of conductive members located between the second semiconductor layer and the metal layer, the conductive members being made of a different material from the metal layer, an arrangement density of the conductive members in a central region of a cell region being higher than an arrangement density of the conductive members in a peripheral region of the cell region, wherein

the plurality of conductive members are arranged at a first period along a first direction and at a second period along a second direction in the central region,

the plurality of conductive members are arranged at a third period along the first direction and at a fourth period along the second direction in the peripheral region,

the third period is longer than the first period, and

the fourth period is longer than the second period.

18 . The device according to claim 17 , wherein

the first semiconductor layer and the second semiconductor layer include silicon and carbon.

19 . The device according to claim 17 , wherein the third period is twice the first period, and the fourth period is twice the second period.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2023
From: ADACHI, YUTO; HORI, YOICHI; MIZUKAMI, MAKOTO
To: KABUSHIKI KAISHA TOSHIBA; TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATION
Reel/Frame 062671/0379 →
Priority Claims (1)
JP 2022-148898 · Sep 20, 2022 · national
Continuity (1)
Related Publication 20240097045A1 · Mar 21, 2024
References Cited (20)
US 11271118B2 · Ohse et al. · 2022 [cited by applicant]
US 11929400B2 · Ohse · 2024 [cited by examiner]
US 20120241762A1 · Noda et al. · 2012 [cited by applicant]
US 20150001552A1 · Hori et al. · 2015 [cited by applicant]
US 20160276442A1 · Oota et al. · 2016 [cited by applicant]
US 20180061951A1 · Kitamura · 2018 [cited by examiner]
US 20210328025A1 · Ohse et al. · 2021 [cited by applicant]
US 20210376168A1 · Tanihira et al. · 2021 [cited by applicant]
US 20210391437A1 · Ohse · 2021 [cited by applicant]
JP 2000261004A · 2000 [cited by applicant]
JP 20100225914 · 2010 [cited by applicant]
JP 2012204411A · 2012 [cited by applicant]
JP 201529046A · 2015 [cited by applicant]
JP 2015057843A · 2015 [cited by applicant]
JP 2016171293A · 2016 [cited by applicant]
JP 2018032794A · 2018 [cited by applicant]
JP 2021044272A · 2021 [cited by applicant]
JP 2021197420A · 2021 [cited by applicant]
WO 2021019888A1 · 2021 [cited by applicant]
Office Action issued in Japanese Patent Application No. 2022-148898, dated Jun. 27, 2025 in 15 pages. [cited by applicant]