IP Library › Granted Patent US 12,635,528
Granted Patent B2
US 12,635,528 · App. 18/067,221 · Granted May 19, 2026

Semiconductor package structure having antenna array

Inventors: Wun-Jian Lin (Hsinchu City, TW); Shih-Huang Yeh (Hsinchu City, TW); Chen-Hao Hsu (Hsinchu City, TW)
Assignee: MEDIATEK INC.
H10W44/20H01Q1/2283H01Q1/422H10W70/65H10W70/685H10W70/688H10W90/401H10W90/701H10W44/212H10W44/248H10W90/724
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,635,528
App. No.
18/067,221
Granted
May 19, 2026
Kind
B2
Abstract

A semiconductor package structure is provided. The structure includes a package substrate having a first surface and a second surface opposite to the first surface and including a ground layer embedded therein. A semiconductor die is formed on the first surface of the package substrate and an antenna pattern layer is formed on the second surface of the package substrate and electrically coupled to the semiconductor die. The structure also includes a first connector and a second connector formed on the second surface of the package substrate and arranged adjacent to the antenna pattern layer. The first connector is electrically coupled to the semiconductor die and electrically isolated to the ground layer, and the second connector is electrically coupled to the ground layer. A wireless communication device including the semiconductor package structure is also provided.

Claims (49)

1 . A semiconductor package structure, comprising:

a package substrate having a first surface and a second surface opposite to the first surface and comprising a ground layer embedded therein;

a semiconductor die formed on the first surface of the package substrate;

an antenna pattern layer formed on the second surface of the package substrate and electrically coupled to the semiconductor die;

a first connector and a second connector formed on the second surface of the package substrate and arranged adjacent to the antenna pattern layer, wherein the first connector is electrically coupled to the semiconductor die and electrically isolated to the ground layer, and the second connector is electrically coupled to the ground layer; and

a first conductive via extending from the second surface and passing through the ground layer; and

a second conductive via extending from the second surface onto the ground layer,

wherein the first conductive via and the second first conductive via are electrically coupled to the first connector and the second connector, respectively.

2 . The semiconductor package structure as claimed in claim 1 , wherein each of the first conductive via and the second conductive via comprises a dielectric material surrounded by a conductive layer.

3 . The semiconductor package structure as claimed in claim 1 , wherein each of the first connector and the second connector has a height in a range from about λ/100 to about λ/25, where λ is a wavelength of radio waves transmitted/received by the antenna pattern layer.

4 . The semiconductor package structure as claimed in claim 1 , wherein a minimum distance between a center of each of the first connector and the second connector and a line extending along an edge of one of the antenna pattern layer that faces the first connector and the second connector is in a range from about λ/35 to about λ/20, where λ is a wavelength of radio waves transmitted/received by the antenna pattern layer.

5 . The semiconductor package structure as claimed in claim 1 , further comprising:

a third connector formed on the first surface of the package substrate, wherein a size of the third connector is different than a size of the first and second connectors; and

an encapsulating layer enclosing the semiconductor die.

6 . A semiconductor package structure, comprising:

a package substrate having a first surface and a second surface opposite to the first surface and comprising a ground layer embedded therein;

a semiconductor die formed on the first surface of the package substrate;

a plurality of antenna pattern layers formed on the second surface of the package substrate and arranged in an array;

a plurality of first connectors and a plurality of second connectors formed on the second surface of the package substrate;

a plurality of first pads correspondingly bonded to the plurality of first connectors; and

a plurality of first conductive vias extending from the second surface and passing through the ground layer; and

a second plurality of conductive vias extending from the second surface onto the ground layer,

wherein the plurality of first conductive vias and the plurality of second first conductive vias are electrically coupled to the plurality of first connectors and the plurality of second connectors, respectively,

wherein the plurality of first connectors and the plurality of second connectors are arranged in a first line and on a first side of the array, and

wherein the plurality of first connectors is electrically isolated from the plurality of second connectors, and the plurality of second connectors is electrically coupled to the ground layer.

7 . The semiconductor package structure as claimed in claim 6 , further comprising a second pad bonded to each of the plurality of second connectors.

8 . The semiconductor package structure as claimed in claim 7 , further comprising:

a plurality of third connectors and a plurality of fourth connectors formed on the second surface of the package substrate, wherein the plurality of third connectors and the plurality of fourth connectors are arranged in a second line and on a second side of the array opposite to the first side thereof; and

a plurality of third pads correspondingly bonded to the plurality of third connectors and a fourth pad bonded to each of the plurality of fourth connectors,

wherein the plurality of third connectors is electrically isolated from the plurality of fourth connectors, and the plurality of fourth connectors is electrically coupled to the ground layer.

9 . The semiconductor package structure as claimed in claim 6 , further comprising a plurality of second pads correspondingly bonded to the plurality of second connectors.

10 . The semiconductor package structure as claimed in claim 9 , further comprising:

a plurality of third connectors formed on the second surface of the package substrate, wherein the plurality of third connectors is electrically coupled to the ground layer; and

a plurality of third pads correspondingly bonded to the plurality of third connectors, wherein the plurality of third connectors is arranged in a second line, between the array and the plurality of first connectors and between the array and the plurality of second connectors.

11 . The semiconductor package structure as claimed in claim 10 , wherein a minimum distance between a center of one of the plurality of third connectors and a line extending along an edge of one of the plurality of antenna pattern layers that faces the plurality of third connectors is in a range from about λ/35 to about λ/20, where λ is a wavelength of radio waves transmitted/received by the plurality of antenna pattern layers.

12 . The semiconductor package structure as claimed in claim 9 , further comprising:

a plurality of third connectors and a plurality of fourth connectors formed on the second surface of the package substrate, wherein the plurality of third connectors and the plurality of fourth connectors are arranged in a second line and on a second side of the array opposite to the first side of the array; and

a plurality of third pads correspondingly bonded to the plurality of third connectors and a plurality of fourth pads correspondingly bonded to the plurality of fourth connectors,

wherein the plurality of third connectors is electrically isolated from the plurality of fourth connectors, and the plurality of fourth connectors is electrically coupled to the ground layer.

13 . The semiconductor package structure as claimed in claim 12 wherein the plurality of first connectors and a plurality of second connectors are alternately arranged along the first line, and the plurality of third connectors and a plurality of fourth connectors are alternately arranged along the second line.

14 . The semiconductor package structure as claimed in claim 12 , further comprising:

a plurality of fifth connectors formed on the second surface of the package substrate, wherein the plurality of fifth connectors is electrically coupled to the ground layer;

a plurality of fifth pads correspondingly bonded to the plurality of fifth connectors, wherein the plurality of fifth connectors is arranged in a third line, between the array and the plurality of first connectors and between the array and the plurality of second connectors;

a plurality of sixth connectors formed on the second surface of the package substrate, wherein the plurality of sixth connectors is electrically coupled to the ground layer; and

a plurality of sixth pads correspondingly bonded to the plurality of sixth connectors, wherein the plurality of sixth connectors is arranged in a fourth line and between the array and the pluralities of third and fourth connectors.

15 . The semiconductor package structure as claimed in claim 6 , wherein each of the first connector and the second connector has a height in a range from about λ/100 to about λ/25, where λ is a wavelength of radio waves transmitted/received by the plurality of antenna pattern layers.

16 . The semiconductor package structure as claimed in claim 6 , further comprising:

a third connector formed on the first surface of the package substrate, wherein a size of the third connector is different than a size of the first and second connectors; and

an encapsulating layer enclosing the semiconductor die.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2022
From: LIN, WUN-JIAN; YEH, SHIH-HUANG; HSU, CHEN-HAO
To: MEDIATEK INC.
Reel/Frame 062126/0737 →
Continuity (2)
Provisional Application 63294120 · Dec 28, 2021
Related Publication 20230207499A1 · Jun 29, 2023
References Cited (14)
US 9331030B1 · Tsai · 2016 [cited by examiner]
US 20080191956A1 · Watanabe · 2008 [cited by applicant]
US 20120193810A1 · Tsutsumi · 2012 [cited by examiner]
US 20180159217A1 · Mikata · 2018 [cited by examiner]
US 20190103652A1 · Chuang · 2019 [cited by examiner]
US 20190288382A1 · Kamgaing et al. · 2019 [cited by applicant]
US 20200013735A1 · Liu · 2020 [cited by examiner]
US 20200273823A1 · Chen · 2020 [cited by examiner]
US 20210135333A1 · Ho · 2021 [cited by examiner]
US 20210376493A1 · Shah et al. · 2021 [cited by applicant]
TW 371110U · 1999 [cited by applicant]
Chinese language office action dated Oct. 13, 2023, issued in application No. TW 111150371. [cited by applicant]
Extended European Search Report dated Jul. 21, 2023, issued in application No. EP 22214783.7. [cited by applicant]
Holzwarth, S., et al.; “Integrated stacked patch antenna array on LTCC material operating at 24 GHz;” IEEE; Jun. 2004; pp. 1583-1586. [cited by applicant]