IP Library Granted Patent US 12,652,834
Granted Patent B2
US 12,652,834 · App. 18/141,990 · Granted Jun 9, 2026

Semiconductor devices including silicon nitride (SiN), silicon oxycarbide (SiOC), or silicon oxycarbonitride (SiOCN) liners

Inventors: Jiho Yoo (Suwon-si, KR); Kihyung Ko (Suwon-si, KR); Junsoo Kim (Suwon-si, KR); Hyunsup Kim (Suwon-si, KR); Jihoon Cha (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H10D62/116H10D30/014H10D30/031H10D64/017H10D30/43H10D30/6735H10D62/121
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,652,834
App. No.
18/141,990
Granted
Jun 9, 2026
Kind
B2
Abstract

A semiconductor device may include an active pattern on a substrate; an isolation pattern on the substrate, the isolation pattern covering opposite sidewalls of the active pattern; a liner on the isolation pattern, a liner including a material different from the isolation pattern; a gate structure contacting an upper surface of the active pattern and an upper surface of the liner; and a plurality of channels spaced apart from each other in a vertical direction perpendicular to an upper surface of the substrate, each of the plurality of channels extending through the gate structure.

Claims (61)

1 . A semiconductor device comprising:

an active pattern on a substrate;

an isolation pattern on the substrate, the isolation pattern covering opposite sidewalls of the active pattern;

a liner on the isolation pattern, the liner including a material different from a material of the isolation pattern;

a gate structure disposed on an upper surface of the active pattern and an upper surface of the liner; and

a plurality of channels spaced apart from each other in a vertical direction perpendicular to an upper surface of the substrate, each of the plurality of channels extending through the gate structure,

wherein the gate structure includes a gate insulation pattern and a gate electrode sequentially stacked on the upper surface of the liner, and

wherein the liner contacts an upper portion of each of the opposite sidewalls of the active pattern.

2 . The semiconductor device according to claim 1 , wherein the isolation pattern includes silicon oxide (SiO 2 ), and

wherein the liner includes silicon nitride (SiN), silicon oxycarbide (SiOC) or silicon oxycarbonitride (SiOCN).

3 . The semiconductor device according to claim 2 , wherein the liner includes silicon nitride (SiN), and

wherein a concentration of nitrogen in the liner is constant along the vertical direction.

4 . The semiconductor device according to claim 2 , wherein the liner includes silicon oxycarbide (SiOC) or silicon oxycarbonitride (SiOCN), and

wherein a concentration of carbon in the liner is constant along the vertical direction.

5 . The semiconductor device according to claim 1 , wherein the active pattern extends in a first direction parallel to the upper surface of the substrate,

wherein the isolation pattern covers the opposite sidewalls of the active pattern in a second direction, the second direction being parallel to the upper surface of the substrate and crossing the first direction, and

wherein the gate structure extends in the second direction on the active pattern and the liner.

6 . The semiconductor device according to claim 5 , wherein an uppermost surface of a portion of the liner under the gate structure is at the same height as or lower than an upper surface of a portion of the active pattern adjacent to the portion of the liner in the second direction.

7 . The semiconductor device according to claim 6 , wherein the upper surface of the liner has a constant height.

8 . The semiconductor device according to claim 6 , wherein the portion of the liner adjacent to the active pattern protrudes in the vertical direction.

9 . The semiconductor device according to claim 6 , wherein upper surfaces of edge portions in the second direction of the liner are higher than an upper surface of a middle portion in the second direction of the liner.

10 . The semiconductor device according to claim 1 , wherein the gate structure further includes a gate barrier between the gate insulation pattern and the gate electrode.

11 . The semiconductor device according to claim 10 , wherein the gate insulation pattern includes a metal oxide.

12 . The semiconductor device according to claim 1 further comprising:

a source/drain layer on a portion of the active pattern adjacent to the gate structure, the source/drain layer contacting the plurality of channels,

wherein the liner covers a portion of a sidewall of the source/drain layer.

13 . A semiconductor device comprising:

an active pattern on a substrate, the active pattern extending in a first direction parallel to an upper surface of the substrate;

an isolation pattern on the substrate, the isolation pattern covering opposite sidewalls in a second direction of the active pattern, the second direction being parallel to the upper surface of the substrate and crossing the first direction;

a liner on the isolation pattern, the liner extending in the first direction;

a gate structure on the active pattern and the liner, the gate structure extending in the second direction;

a plurality of channels spaced apart from each other in a vertical direction perpendicular to the upper surface of the substrate, each of the plurality of channels extending through the gate structure; and

a source/drain layer on a portion of the active pattern adjacent to the gate structure in the first direction, the source/drain layer contacting the plurality of channels,

wherein the liner includes a material of silicon oxycarbide (SiOC), and a concentration of carbon in the liner is constant along the vertical direction,

wherein the gate structure includes a gate insulation pattern and a gate electrode sequentially stacked on the liner, and

wherein the liner contacts an upper portion of each of the opposite sidewalls of the active pattern.

14 . The semiconductor device according to claim 13 , wherein an uppermost surface of a portion of the liner under the gate structure is at the same height as or lower than an upper surface of a portion of the active pattern adjacent to the portion of the liner in the second direction.

15 . The semiconductor device according to claim 14 , wherein an upper surface of the liner has a constant height.

16 . The semiconductor device according to claim 14 , wherein upper surfaces of edge portions in the second direction of the liner are higher than an upper surface of a middle portion in the second direction of the liner.

17 . The semiconductor device according to claim 13 , wherein the gate structure further includes a gate barrier between the gate insulation pattern and the gate electrode, and

wherein the gate insulation pattern includes a metal oxide.

18 . A semiconductor device comprising:

an active pattern on a substrate, the active pattern extending in a first direction parallel to an upper surface of the substrate;

an isolation pattern on the substrate, the isolation pattern covering opposite sidewalls in a second direction of the active pattern, and the second direction being parallel to the upper surface of the substrate and crossing the first direction;

a liner on the isolation pattern, the liner extending in the first direction;

a gate structure on the active pattern and the liner, the gate structure extending in the second direction;

a plurality of channels spaced apart from each other in a vertical direction perpendicular to the upper surface of the substrate, each of the plurality of channels extending through the gate structure; and

a source/drain layer on a portion of the active pattern at each of opposite sides of the gate structure in the first direction, the source/drain layer contacting the plurality of channels,

wherein the gate structure includes a gate insulation pattern and a gate electrode sequentially stacked on the liner,

wherein each of edge portions in the second direction of the liner:

protrudes in the vertical direction, and

is higher than an upper surface of a middle portion in the second direction of the liner, and

wherein the liner contacts an upper portion of each of the opposite sidewalls of the active pattern.

19 . The semiconductor device according to claim 18 , wherein:

the isolation pattern includes silicon oxide (SiO 2 ),

the liner includes silicon nitride (SiN), and

a concentration of nitrogen in the liner is constant along the vertical direction.

20 . The semiconductor device according to claim 18 , wherein:

the isolation pattern includes silicon oxide (SiO 2 ),

the liner includes silicon oxycarbide (SiOC) or silicon oxycarbonitride (SiOCN), and

a concentration of carbon in the liner is constant along the vertical direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2023
From: YOO, JIHO; KO, KIHYUNG; KIM, JUNSOO; KIM, HYUNSUP; CHA, JIHOON
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 064148/0057 →
Priority Claims (1)
KR 10-2022-0137933 · Oct 25, 2022 · national
Continuity (2)
Related Publication 20240136396A1 · Apr 25, 2024
Related Publication 20240234500A9 · Jul 11, 2024
References Cited (11)
US 10032627B2 · Lee et al. · 2018 [cited by applicant]
US 10529830B2 · Tapily et al. · 2020 [cited by applicant]
US 10535550B2 · Belyansky et al. · 2020 [cited by applicant]
US 11232988B2 · Shen et al. · 2022 [cited by applicant]
US 20160315045A1 · Baek · 2016 [cited by examiner]
US 20210336012A1 · Huang · 2021 [cited by examiner]
US 20220037340A1 · Yang et al. · 2022 [cited by applicant]
US 20220037507A1 · More et al. · 2022 [cited by applicant]
US 20220068715A1 · Waite et al. · 2022 [cited by applicant]
US 20230180451A1 · Lin · 2023 [cited by examiner]
US 20230317810A1 · You · 2023 [cited by examiner]