IP Library › Granted Patent US 12,719,486
Granted Patent B2
US 12,719,486 · App. 18/741,858 · Granted Aug 25, 2026

Time interleaved analog to digital converter and signal conversion method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,719,486
App. No.
18/741,858
Granted
Aug 25, 2026
Kind
B2
Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2024
From: HUANG, SHIH-HSIUNG
To: REALTEK SEMICONDUCTOR CORPORATION
Reel/Frame 067713/0216 →
Priority Claims (1)
TW 112123267 · Jun 20, 2023 · national
Continuity (1)
Related Publication 20240429932A1 · Dec 26, 2024
References Cited (29)
US 8542142B2 · Stein · 2013 [cited by examiner]
US 9281834B1 · Waltari · 2016 [cited by examiner]
US 9294112B1 · Devarajan · 2016 [cited by examiner]
US 10312927B1 · Mirhaj · 2019 [cited by examiner]
US 10530379B1 · Vaz · 2020 [cited by examiner]
US 11641210B1 · Lok · 2023 [cited by examiner]
US 20110276294A1 · Ota · 2011 [cited by examiner]
US 20120050081A1 · Bright · 2012 [cited by examiner]
US 20130214958A1 · Stein · 2013 [cited by examiner]
US 20140009318A1 · Taluja · 2014 [cited by examiner]
US 20150326240A1 · Tousi · 2015 [cited by examiner]
US 20160049949A1 · Waltari · 2016 [cited by examiner]
US 20170117914A1 · Choi · 2017 [cited by examiner]
US 20210359694A1 · Chen · 2021 [cited by examiner]
US 20220224349A1 · Varshney · 2022 [cited by examiner]
US 20220247420A1 · Rajagopal · 2022 [cited by examiner]
US 20220247421A1 · Pentakota · 2022 [cited by examiner]
US 20220302921A1 · Dyer · 2022 [cited by examiner]
US 20220321135A1 · Chen · 2022 [cited by examiner]
US 20220345142A1 · Han · 2022 [cited by examiner]
US 20230231565A1 · Luo · 2023 [cited by examiner]
US 20240429933A1 · Huang · 2024 [cited by examiner]
N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara and K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems, in IEEE Transactions on Circuits and Systems I Fundamental Theory and … [cited by applicant]
T.-H. Tsai, P. J. Hurst and S. H. Lewis, Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver, in IEEE Transactions on Circuits and Systems… [cited by applicant]
S. Saleem and C. Vogel, Adaptive Blind Background Calibration of Polynomial-Represented Frequency Response Mismatches in a Two-Channel Time-Interleaved ADC, in IEEE Transactions on Circuits, Jun. 2011. [cited by applicant]
I. M. Filanovsky, J. Järvenhaara and N. T. Tchamov, “Source follower: A misunderstood humble circuit,” 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, OH, USA, 2013, pp. 185-18… [cited by applicant]
Shedge, Mr. D. K. et al. “Analysis and Design of CMOS Source Followers and Super Source Follower” (2013), ACEEE Int. J. on Control System and Instrumentation. [cited by applicant]
M. El-Chammas and B. Murmann, A 12-GSs 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration, in IEEE Journal of Solid-State Circuits, vol. 46, No. 4, pp. 838-847, Apr. 2011, doi: 10.1109/JSSC.2… [cited by applicant]
OA letter of a counterpart TW application (appl. No. 112123267) mailed on Apr. 26, 2024. Summary of the TW OA letter: 1. Claims 1, 5-6, and 10 are rejected as allegedly being anticipated by cited reference 1 (US 2016/00… [cited by applicant]