IP Library › Granted Patent US 12,724,197
Granted Patent B2
US 12,724,197 · App. 18/545,570 · Granted Sep 1, 2026

Thin silicon photonics with integrated III-V waveguide

Inventors: Han Yun (Santa Clara, CA); Erik Johan Norberg (Santa Barbara, CA); John Parker (Goleta, CA)
Assignee: OpenLight Photonics, Inc.
G02B6/1228G02B6/13G02B2006/12097
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,724,197
App. No.
18/545,570
Granted
Sep 1, 2026
Kind
B2
Abstract

A device for thin-film silicon photonics with an integrated III-V waveguide structure includes a substrate containing a silicon layer and a III-V waveguide structure bonded to the substrate. The device also includes a waveguide transition structure, enabling light to be coupled between the silicon layer and the III-V waveguide structure. The waveguide transition structure may include a first section, a second section, and a third section, each section including one or more tapered segments.

Claims (53)

1 . A device comprising:

a substrate comprising a silicon layer;

a III-V structure bonded to the substrate; and

formed in the silicon layer and the III-V structure, a waveguide transition structure comprising first, second, and third sections along an optical axis, the waveguide transition structure comprising:

a silicon transition segment formed in the silicon layer and extending across the first, second, and third sections, wherein the silicon transition segment increases in width from an eighth width at the interface between the first and second sections to a ninth width at the interface between the second and third sections, the eight width being less than the ninth width; and

a III-V slab transition segment formed in the III-V structure and extending across the first and second sections and into the third section, wherein:

the III-V slab transition segment decreases in width from a first width at an interface between a first exterior edge of the device and the first section to a second width at an interface between the first section and the second section;

the III-V slab transition segment decreases in width from the second width at the interface between the first section and the second section to a third width at an interface between the second section and the third section; and

the III-V slab transition segment decreases in width from the third width at the interface between the second section and the third section to a fourth width at an interface between the third section and a second exterior edge of the device.

2 . The device of claim 1 , wherein the III-V slab transition segment is formed in a slab layer of the III-V structure, the slab layer comprising an optically active III-V material.

3 . The device of claim 1 , wherein the waveguide transition structure further comprises a III-V rib transition segment formed in the III-V structure and extending across the first and second sections, wherein:

the III-V rib transition segment decreases in width from a fifth width at the interface of the first exterior edge of the device and the first section and to a sixth width at the interface of the first section and the second section; and

the III-V rib transition segment decreases in width from the sixth width at the interface between the first section and the second section to a seventh width at the interface between the second section and the third section.

4 . The device of claim 3 , wherein the III-V rib transition segment is formed in a rib layer of the III-V structure, the rib layer comprising a p-type III-V material.

5 . The device of claim 1 , wherein the waveguide transition structure further comprises a silicon transition segment formed in the silicon layer and extending across the first, second, and third sections, wherein:

the silicon transition segment has a constant width of the eighth width within the first section;

and

the silicon transition segment has a constant width of the ninth width within the third section.

6 . The device of claim 1 , further comprising:

an anode, the anode overlapping the III-V slab transition segment in at least the first section; and

a cathode adjacent to the III-V slab transition segment.

7 . The device of claim 1 , further comprising:

a dielectric layer separating the III-V structure from the silicon layer.

8 . The device of claim 7 , wherein the III-V structure comprises a n-type layer, the n-type layer being between the III-V slab transition segment and the dielectric layer.

9 . The device of claim 8 , wherein the dielectric layer is formed of silicon oxide (SiO 2 ), silicon nitride (SiN x ), or aluminum oxide (Al 2 O 3 ).

10 . The device of claim 1 , wherein at least a portion of the third section is free of the III-V structure.

11 . The device of claim 1 , wherein the silicon layer has a thickness between 150 nanometers and 350 nanometers.

12 . A method of manufacturing a photonic device, the method comprising:

providing a substrate comprising a silicon layer;

patterning the silicon layer to form a silicon waveguide transition segment extending across the first, second, and third sections, wherein the silicon transition segment increases in width from an eighth width at the interface between the first and second sections to a ninth width at the interface between the second and third sections, the eight width being less than the ninth width;

forming a top dielectric layer above the silicon layer;

bonding a III-V semiconductor structure to the top dielectric layer; and

patterning the III-V semiconductor structure to form a III-V waveguide transition structure overlapping the silicon waveguide transition segment, the III-V waveguide transition structure comprising a first section, second section, and third section arranged sequentially along an optical axis of the photonic device, the III-V waveguide transition structure comprising a III-V slab transition segment extending across the first and second sections and into the third section, wherein:

the III-V slab transition segment decreases in width from a first width at an interface between a first exterior edge of the device and the first section to a second width at an interface between the first section and the second section;

the III-V slab transition segment decreases in width from the second width at the interface between the first section and the second section to a third width at an interface between the second section and the third section; and

the III-V slab transition segment decreases in width from the third width at the interface between the second section and the third section to a fourth width at an interface between the third section and a second exterior edge of the device.

13 . The method of claim 12 , wherein the III-V slab transition segment is formed in a slab layer of the III-V semiconductor structure, the slab layer comprising an optically active III-V material.

14 . The method of claim 12 , wherein the III-V waveguide transition structure further comprises a III-V rib transition segment extending across the first and second sections, wherein:

the III-V rib transition segment decreases in width from a fifth width at the interface of the first exterior edge of the device and the first section and to a sixth width at the interface of the first section and the second section; and

the III-V rib transition segment decreases in width from the sixth width at the interface between the first section and the second section to a seventh width at the interface between the second section and the third section.

15 . The device of claim 1 , wherein the eighth width is 300 nanometers.

16 . The method of claim 14 , wherein the III-V rib transition segment is formed in a rib layer of the III-V semiconductor structure, the rib layer comprising a p-type III-V material.

17 . The method of claim 12 , wherein the silicon transition segment formed in the silicon layer extends across the first, second, and third sections, wherein:

the silicon transition segment has a constant width of an eighth width within the first section;

and

the silicon transition segment has a constant width of the ninth width within the third section, the eight width being less than the ninth width.

18 . The method of claim 12 , further comprising:

forming an anode, the anode overlapping the III-V slab transition segment in at least the first section; and

forming a cathode adjacent to the III-V slab transition segment.

19 . The method of claim 12 , wherein the silicon layer has a thickness between 150 nanometers and 350 nanometers.

20 . The method of claim 12 ,

further comprising forming a dielectric layer separating the III-V structure from the silicon layer;

wherein the III-V structure comprises an n-type layer between the III-V slab transition segment and the dielectric layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2023
From: YUN, HAN; NORBERG, ERIK JOHAN; PARKER, JOHN
To: OPENLIGHT PHOTONICS, INC.
Reel/Frame 066089/0356 →
Continuity (2)
Provisional Application 63436402 · Dec 30, 2022
Related Publication 20240219637A1 · Jul 4, 2024
References Cited (56)
US 6253009B1 · Lestra et al. · 2001 [cited by applicant]
US 6253015B1 · Ukrainczyk · 2001 [cited by examiner]
US 7088892B2 · Eldada · 2006 [cited by examiner]
US 8891913B1 · Roth et al. · 2014 [cited by applicant]
US 9431791B1 · Norberg · 2016 [cited by examiner]
US 11163115B1 · Gehl et al. · 2021 [cited by applicant]
US 11409040B1 · Bian · 2022 [cited by examiner]
US 11631967B2 · Koch · 2023 [cited by examiner]
US 12468086B1 · Lin · 2025 [cited by examiner]
US 12487400B2 · Oka · 2025 [cited by examiner]
US 20020159703A1 · McGreer · 2002 [cited by examiner]
US 20040202440A1 · Gothoskar · 2004 [cited by examiner]
US 20050244104A1 · Payne · 2005 [cited by applicant]
US 20130315537A1 · Murao et al. · 2013 [cited by applicant]
US 20180138658A1 · Norberg et al. · 2018 [cited by applicant]
US 20180231714A1 · Collins · 2018 [cited by applicant]
US 20190170944A1 · Sodagar et al. · 2019 [cited by applicant]
US 20190369333A1 · Testa et al. · 2019 [cited by applicant]
US 20190391336A1 · Wong · 2019 [cited by examiner]
US 20200124791A1 · Bayn et al. · 2020 [cited by applicant]
US 20220013985A1 · Koch et al. · 2022 [cited by applicant]
US 20230104227A1 · Bian · 2023 [cited by applicant]
US 20230314708A1 · Bian · 2023 [cited by applicant]
US 20240061176A1 · Bian · 2024 [cited by applicant]
US 20240142700A1 · Yun et al. · 2024 [cited by applicant]
US 20240219637A1 · Yun · 2024 [cited by examiner]
CN 110785687 · 2022 [cited by applicant]
CN 113885132 · 2022 [cited by applicant]
CN 113568106 · 2022 [cited by applicant]
CN 117991446 · 2024 [cited by applicant]
CN 118276231 · 2024 [cited by applicant]
EP 0729042B1 · 2002 [cited by examiner]
EP 2985645 · 2016 [cited by applicant]
EP 3091381 · 2016 [cited by applicant]
JP 2016042575A · 2016 [cited by applicant]
KR 102861615B1 · 2025 [cited by applicant]
TW 1705275 · 2020 [cited by applicant]
TW 1782350 · 2022 [cited by applicant]
TW 202433105 · 2024 [cited by applicant]
TW 202433108 · 2024 [cited by applicant]
TW 1904535B · 2025 [cited by applicant]
“European Application Serial No. 23220802.5, Extended European Search Report mailed Jun. 7, 2024”, 9 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112142235, Office Action mailed Sep. 9, 2024”, With English Machine Translation, 17 pgs. [cited by applicant]
“European Application Serial No. 23207503.6, Response filed Sep. 23, 2024 to Extended European Search Report mailed Mar. 12, 2024”, 11 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112151645, Office Action mailed Oct. 23, 2024”, With English Machine Translation, 15 pgs. [cited by applicant]
“European Application Serial No. 23207503.6, Extended European Search Report mailed Mar. 12, 2024”, 8 pgs. [cited by applicant]
De, Groote A, “Integration of a III-V light emitter on a silicon photonic IC through transfer printing”, IEEE 13th International Conference on Group IV Photonics (GFP), IEEE, (Aug. 24, 2016), 2 pgs. [cited by applicant]
“U.S. Appl. No. 18/385,119, Examiner Interview Summary mailed Dec. 4, 2025”, 2 pgs. [cited by applicant]
“U.S. Appl. No. 18/385,119, Non Final Office Action mailed Sep. 22, 2025”, 9 pgs. [cited by applicant]
“U.S. Appl. No. 18/385,119, Notice of Allowance mailed Jan. 21, 2026”, 8 pgs. [cited by applicant]
“U.S. Appl. No. 18/385,119, Response filed Dec. 3, 2025 to Non Final Office Action mailed Sep. 22, 2025”, 9 pgs. [cited by applicant]
“European Application Serial No. 23207503.6, Communication Pursuant to Article 94(3) EPC mailed May 20, 2025”, 6 pgs. [cited by applicant]
“European Application Serial No. 23207503.6, Response filed Sep. 17, 2025 to Communication Pursuant to Article 94(3) EPC mailed May 20, 2025”, w/ English Claims, 12 pgs. [cited by applicant]
“Korean Application Serial No. 10-2023-0192556, Notice of Preliminary Rejection mailed May 30, 2025”, w/ English translation, 7 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112142235, Response filed Dec. 9, 2024 to Office Action mailed Sep. 9, 2024”, w/ English claims, 13 pgs. [cited by applicant]
“Taiwanese Application Serial No. 112151645, Response filed Jan. 9, 2025 to Office Action mailed Oct. 23, 2024”, w/English Claims, 27 pgs. [cited by applicant]