IP Library › Granted Patent US 12,740,257
Granted Patent B2
US 12,740,257 · App. 17/885,072 · Granted Sep 15, 2026

Display apparatus having an oxide semiconductor

Inventors: Duk Young Jeong (Seoul, KR); Ki Sul Cho (Seoul, KR); Jeong Yeop Lee (Seoul, KR); Jang Dae Kim (Seoul, KR); Min Cheol Kim (Seoul, KR)
Assignee: LG Display Co., Ltd.
H10K59/126H10K59/124
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,740,257
App. No.
17/885,072
Granted
Sep 15, 2026
Kind
B2
Abstract

A display apparatus may include at least one switching thin film transistor and a driving thin film transistor, which are disposed on a device substrate. The driving thin film transistor may include a driving semiconductor pattern made of an oxide semiconductor. A light-blocking pattern may be disposed between the device substrate and the driving semiconductor pattern. The light-blocking pattern may be disposed close to the driving semiconductor pattern. Thus, in the display apparatus, a current variation value according to a voltage applied to the driving gate electrode of the driving thin film transistor may be reduced, without changing the characteristics of the switching thin film transistor. Thereby, in the display apparatus, the occurrence of a spot in low grayscale may be prevented.

Claims (44)

1 . A display apparatus, comprising:

a first separation insulating layer on a device substrate;

a first switching thin film transistor on the device substrate in a pixel area for displaying an image, the first switching thin film transistor including a first semiconductor pattern between the device substrate and the first separation insulating layer and a first gate electrode on the first semiconductor pattern;

a second switching thin film transistor on the first separation insulating layer in the pixel area, the second switching thin film transistor including a second semiconductor pattern made of a material different from the first semiconductor pattern, the second switching thin film transistor including a second gate electrode disposed above the second semiconductor pattern;

a driving thin film transistor on the first separation insulating layer in the pixel area, the driving thin film transistor including a driving semiconductor pattern made of a same material as the second semiconductor pattern, the driving thin film transistor including a driving gate electrode disposed above the driving semiconductor pattern;

a first light-blocking pattern between the device substrate and the first separation insulating layer in the pixel area, the first light-blocking pattern overlapping with the second semiconductor pattern without any metal layer being interposed between the first light-blocking pattern and the second semiconductor pattern; and

a second light-blocking pattern disposed above the first separation insulating layer in the pixel area, the second light-blocking pattern overlapping with the driving semiconductor pattern,

wherein the second light-blocking pattern includes a conductive material,

wherein a distance between the second light-blocking pattern and the driving semiconductor pattern is smaller than a distance between the first light-blocking pattern and the second semiconductor pattern,

wherein the first light-blocking pattern in the pixel area is disposed between a first gate insulating layer positioned below the first gate electrode and a first interlayer insulating layer that covers the first gate electrode, the first light-blocking pattern being placed below the first interlayer insulating layer,

wherein the second light-blocking pattern is disposed on the first interlayer insulating layer, and

wherein a distance between the second light-blocking pattern and the driving semiconductor pattern is less than a distance between the second gate electrode and the second semiconductor pattern and is less than a distance between the driving gate electrode and the driving semiconductor pattern.

2 . The display apparatus according to claim 1 , wherein the first semiconductor pattern includes silicon, and the second semiconductor pattern and the driving semiconductor pattern include an oxide semiconductor.

3 . The display apparatus according to claim 1 , wherein the first light-blocking pattern includes a material different from the second light-blocking pattern.

4 . The display apparatus according to claim 3 , wherein the first light-blocking pattern includes a same material as the first gate electrode of the first switching thin film transistor.

5 . The display apparatus according to claim 1 , further comprising a second separation insulating layer between the second light-blocking pattern and the driving semiconductor pattern,

wherein the second separation insulating layer extends between the first separation insulating layer and the second semiconductor pattern.

6 . The display apparatus according to claim 5 , wherein the second separation insulating layer has a thickness thinner than the first separation insulating layer.

7 . The display apparatus according to claim 5 , wherein the second separation insulating layer includes a same material as the first separation insulating layer.

8 . The display apparatus according to claim 7 , wherein the first separation insulating layer and the second separation insulating layer are an inorganic insulating layer made of silicon oxide.

9 . A display apparatus, comprising:

a first switching thin film transistor on a device substrate in a pixel area for displaying an image, the first switching thin film transistor including a first semiconductor pattern, a first gate electrode, a first source electrode and a first drain electrode;

a first gate insulating layer on the device substrate, the first gate insulating layer between the first semiconductor pattern and the first gate electrode;

a first separation insulating layer on the first gate insulating layer, the first separation insulating layer between the first gate electrode and the first source electrode and between the first gate electrode and the first drain electrode;

a second switching thin film transistor on the first separation insulating layer in the pixel area, the second switching thin film transistor including a second semiconductor pattern, a second gate electrode, a second source electrode and a second drain electrode;

a first light-blocking pattern between the first gate insulating layer and the first separation insulating layer in the pixel area, the first light-blocking pattern overlapping with the second semiconductor pattern without any metal layer being interposed between the first light-blocking pattern and the second semiconductor pattern;

a driving thin film transistor disposed in the pixel area and being spaced apart from the first switching thin film transistor and the second switching thin film transistor, the driving thin film transistor including a driving semiconductor pattern, a driving gate electrode, a driving source electrode and a driving drain electrode;

a second light-blocking pattern on the first separation insulating layer in the pixel area, the second light-blocking pattern including a conductive material and overlapping with the driving semiconductor pattern;

a second separation insulating layer between the second light-blocking pattern and the driving semiconductor pattern, the second separation insulating layer extending between the first separation insulating layer and the second semiconductor pattern; and

a second gate insulating layer between the driving semiconductor pattern and the driving gate electrode, the second gate insulating layer extending between the second semiconductor pattern and the second gate electrode,

wherein a first capacitance between the second light-blocking pattern and the driving semiconductor pattern is larger than a second capacitance between the driving semiconductor pattern and the driving gate electrode,

wherein the first light-blocking pattern in the pixel area is disposed between the first gate insulating layer positioned below the first gate electrode and a first interlayer insulating layer that covers the first gate electrode, the first light-blocking pattern being placed below the first interlayer insulating layer,

wherein the second light-blocking pattern is disposed on the first interlayer insulating layer, and

wherein a distance between the second light-blocking pattern and the driving semiconductor pattern is less than a distance between the second gate electrode and the second semiconductor pattern and is less than a distance between the driving gate electrode and the driving semiconductor pattern.

10 . The display apparatus according to claim 9 , wherein a capacitance between the second semiconductor pattern and the second gate electrode is same as the second capacitance.

11 . The display apparatus according to claim 9 , wherein the second light-blocking pattern is electrically connected to the driving source electrode.

12 . The display apparatus according to claim 9 , further comprising a storage capacitor being spaced apart from the first switching thin film transistor, the second switching thin film transistor and the driving thin film transistor,

wherein the storage capacitor includes a capacitor lower electrode and a capacitor upper electrode, which are stacked on the first separation insulating layer.

13 . The display apparatus according to claim 12 , wherein the capacitor lower electrode includes a same material as the second light-blocking pattern,

wherein the capacitor upper electrode includes a same material as the driving gate electrode, and

wherein the second separation insulating layer and the second gate insulating layer extend between the capacitor lower electrode and the capacitor upper electrode.

14 . The display apparatus according to claim 1 , wherein a thickness of a second separation insulating layer disposed between the second light-blocking pattern and the driving semiconductor pattern is thinner than a thickness of a second gate insulating layer disposed between the second gate electrode and the second semiconductor pattern and between the driving gate electrode and the driving semiconductor pattern.

15 . The display apparatus according to claim 1 , wherein a distance between the driving gate electrode and the second light-blocking pattern is smaller than a distance between the second gate electrode and the first light-blocking pattern.

16 . The display apparatus according to claim 1 , wherein the second light-blocking pattern corresponds to a lowest metal layer between the driving thin film transistor and the device substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2022
From: JEONG, DUK YOUNG; CHO, KI SUL; LEE, JEONG YEOP; KIM, JANG DAE; KIM, MIN CHEOL
To: LG DISPLAY CO., LTD.
Reel/Frame 060773/0639 →
Priority Claims (1)
KR 10-2021-0114730 · Aug 30, 2021 · national
Continuity (1)
Related Publication 20230061983A1 · Mar 2, 2023
References Cited (49)
US 11271015B2 · Park et al. · 2022 [cited by applicant]
US 12342689B2 · Wang et al. · 2025 [cited by applicant]
US 20120319112A1 · Cho · 2012 [cited by examiner]
US 20140183476A1 · Kwon et al. · 2014 [cited by applicant]
US 20150179724A1 · Lee · 2015 [cited by examiner]
US 20160254276A1 · Tada · 2016 [cited by examiner]
US 20170338252A1 · Lee · 2017 [cited by examiner]
US 20190172954A1 · Zhou et al. · 2019 [cited by applicant]
US 20200111855A1 · Bae · 2020 [cited by examiner]
US 20200373370A1 · Lius et al. · 2020 [cited by applicant]
US 20200395426A1 · Han · 2020 [cited by examiner]
US 20200411622A1 · Sun · 2020 [cited by examiner]
US 20210011536A1 · Hanada et al. · 2021 [cited by applicant]
US 20210028258A1 · Lee · 2021 [cited by examiner]
US 20210036029A1 · Park et al. · 2021 [cited by applicant]
US 20210066505A1 · Lee et al. · 2021 [cited by applicant]
US 20210104558A1 · Kim et al. · 2021 [cited by applicant]
US 20210143239A1 · Kim et al. · 2021 [cited by applicant]
US 20210202634A1 · Moon · 2021 [cited by examiner]
US 20210249495A1 · Lee et al. · 2021 [cited by applicant]
US 20210265442A1 · Cho et al. · 2021 [cited by applicant]
US 20210327924A1 · He · 2021 [cited by examiner]
US 20210359279A1 · Cai · 2021 [cited by examiner]
US 20210405411A1 · Hanada et al. · 2021 [cited by applicant]
US 20220149137A1 · Wang · 2022 [cited by examiner]
US 20220199745A1 · Baek · 2022 [cited by examiner]
US 20220302239A1 · Kim · 2022 [cited by examiner]
US 20230022035A1 · Cha · 2023 [cited by examiner]
US 20230053184A1 · Kim · 2023 [cited by examiner]
US 20230065135A1 · Kim · 2023 [cited by examiner]
US 20230131807A1 · Cho et al. · 2023 [cited by applicant]
US 20240341133A1 · Wang · 2024 [cited by examiner]
CN 112366222A · 2021 [cited by applicant]
CN 112397550A · 2021 [cited by applicant]
CN 112838098A · 2021 [cited by applicant]
CN 113314565A · 2021 [cited by applicant]
JP 2002311857A · 2002 [cited by applicant]
JP 2020017558A · 2020 [cited by applicant]
KR 1020190061823A · 2019 [cited by applicant]
KR 1020190073868A · 2019 [cited by applicant]
WO 2020184533A · 2020 [cited by applicant]
Office Action dated Jun. 7, 2023, issued in corresponding TW Patent Application No. 111125104. [cited by applicant]
Office Action dated Jan. 23, 2024 in Japanese Patent Application No. 2022-130606. [cited by applicant]
Japanese Office Action dated Aug. 29, 2023, issued in corresponding Japanese Patent Application No. 2022-130606. [cited by applicant]
Extended European Search Report for Application No. 22189314.2, dated Jan. 27, 2023, 11 pages. [cited by applicant]
Notice of Allowance issued on Apr. 29, 2024 in Taiwanese Patent Application No. 111125104 with English translation. [cited by applicant]
Notice of Allowance issued on May 7, 2024 in Japanese Patent Application No. 2022-130606. [cited by applicant]
Office Action issued on May 23, 2025 in Korean Patent Application No. 10-2021-0114730 (Note: CN112838098A and US2016/0254276A1 cited therein are already of record.). [cited by applicant]
Extended European Search Report dated Jul. 27, 2026 in the corresponding European Patent Application No. 26174319.9. [cited by applicant]