IP Library › Granted Patent US 7,436,724
Granted Patent B2
US 7,436,724 · App. 11/499,067 · Granted Oct 14, 2008

Method and system for independent control of voltage and its temperature co-efficient in non-volatile memory devices

Assignee: SanDisk Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,436,724
App. No.
11/499,067
Granted
Oct 14, 2008
Kind
B2
Abstract

Method and system for controlling voltage and its temperature co-efficient in a non-volatile memory device having a plurality of programmable memory cells is provided. The system includes a temperature-dependent voltage generator for generating an output that is controlled independently by a first multiplier; a temperature-independent voltage generator having a constant output, wherein the constant output is controlled by a second multiplier; and an amplifier that receives the constant output of the temperature-independent voltage generator and the output of temperature-dependent voltage generator to generate a voltage that is applied to a memory cell for a read, and program-verify operation; wherein the temperature co-efficient and voltage applied to memory cells is controlled independently so that intrinsic temperature coefficient of the memory cell is substantially similar to temperature coefficient of the applied voltage.

Claims (24)

1. A system for controlling a voltage level and temperature co-efficient for read and/or program-verify voltages in a non-volatile memory device having a plurality of programmable memory cells, comprising:

a temperature-dependent voltage generator for generating an output that is controlled independently by a first multiplier

a temperature-independent voltage generator having a constant output, wherein the constant output is controlled by a second multiplier; and

an amplifier that receives the constant output of the temperature-independent voltage generator and the output of temperature-dependent voltage generator to generate a voltage that is applied to a memory cell for a read, and a program-verify operation; wherein the voltage and its temperature co-efficient applied to memory cells is controlled independently so that intrinsic temperature coefficient of the memory cell is substantially similar to temperature coefficient of the applied voltage.

2. The system of claim 1 , wherein a band-gap reference voltage generator provides a temperature independent output that is multiplied by the second multiplier.

3. The system of claim 1 , wherein the first multiplier and the second multiplier are based on resistor ratios with resistors having similar temperature characteristics.

4. The system of claim 1 , wherein the temperature coefficients can be set to negative, zero and positive values.

5. A testing system for trimming temperature co-efficient of a plurality of read and program verify voltages applied to a plurality programmable memory cells of a non-volatile memory device, comprising:

a testing module that provides a first multiplier value for a temperature dependant voltage and a second multiplier value for a temperature independent voltage, wherein multiplied temperature dependant voltage and temperature independent voltage are added and an output voltage is generated; and

a voltage comparator that compares the output voltage with a test voltage that is set by the testing module and generates a compare result for the testing module.

6. The testing system of claim 5 , wherein the voltage comparator indicates if a testing criterion is met.

7. The testing system of claim 5 , wherein the second multiplier is initially set to zero and then adjusted until a desirable output condition is achieved.

8. The testing system of claim 5 , wherein the first multiplier value is adjusted until a desired temperature coefficient value is achieved.

9. The testing system of claim 5 , wherein adjusted first multiplier values and second multiplier values are stored by the memory device such that a controller can use those values to control voltage and temperature coefficient values.

10. The testing system of claim 5 , wherein trimming is performed at a constant temperature.

11. A method for trimming temperature co-efficient of a plurality of read voltages and program verify voltages applied to a plurality programmable memory cells of a non-volatile memory device, comprising:

applying predetermined voltage levels to an input of a voltage comparator that compares a temperature independent voltage component with a voltage set by a testing system; and compares a temperature dependent voltage component with a voltage set by the testing system;

adjusting a second voltage multiplier of the temperature-independent voltage component of a voltage that is applied to a memory cell of a non-volatile memory device until a desirable output condition is achieved;

adjusting a first voltage multiplier of the temperature-dependent component of a voltage that is applied to a memory cell of a non-volatile memory device until a desirable output condition is achieved; and

storing adjusted first voltage multiplier values and adjusted second multiplier values in the memory device for use by a controller.

12. The method of claim 11 , wherein the voltage comparator indicates if a testing criterion is met.

13. The method of claim 11 , wherein the first multiplier is initially set to zero and then adjusted until a desirable output condition is achieved.

14. The method of claim 11 , wherein the controller can use stored values to independently control voltage and temperature coefficient values.

15. The method of claim 11 , wherein trimming is performed at constant temperature.

Assignments (6)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038809/0472 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2011
From: SANDISK CORPORATION
To: SANDISK TECHNOLOGIES INC.
Reel/Frame 026380/0582 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2006
From: NANDI, PRAJIT
To: SANDISK CORPORATION
Reel/Frame 018114/0111 →
Continuity (1)
Related Publication 20080031066A1 · Feb 7, 2008