IP Library Granted Patent US 8,623,708
Granted Patent B1
US 8,623,708 · App. 13/542,120 · Granted Jan 7, 2014

Integrated circuit packaging system with grid-array mechanism and method of manufacture thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,623,708
App. No.
13/542,120
Granted
Jan 7, 2014
Kind
B1
Abstract

A method of manufacture of an integrated circuit packaging system includes providing a lead-frame having an inner portion and a bottom cover directly on a bottom surface of the inner portion; forming an insulation cover directly on the lead-frame with the insulation cover having a connection opening; connecting an integrated circuit die to the lead-frame through the connection opening with the integrated circuit die over the insulation cover; forming a top encapsulation directly on the insulation cover; forming a routing layer having a conductive land directly on the bottom cover by shaping the lead-frame; and forming a bottom encapsulation directly on the conductive land with the bottom cover exposed from the bottom encapsulation.

Claims (20)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a lead-frame having a top surface, an inner portion and a bottom cover directly on a bottom surface of the inner portion;

forming an insulation cover directly and entirely on the top surface of the lead-frame with the insulation cover having a connection opening and a further opening;

connecting an integrated circuit die to the lead-frame through the connection opening with the integrated circuit die over the insulation cover;

connecting a further die to the lead-frame through the further opening with the further die over the integrated circuit die;

forming a top encapsulation directly on the insulation cover;

forming a routing layer having a conductive land directly on the bottom cover by shaping the lead-frame; and

forming a bottom encapsulation directly on the conductive land with the bottom cover exposed from the bottom encapsulation, wherein forming the bottom encapsulation includes forming the bottom encapsulation isolated from the top encapsulation.

2. The method as claimed in claim 1 wherein forming the routing layer includes forming the conductive land having an overhang portion on a top portion of the conductive land.

3. A method of manufacture of an integrated circuit packaging system comprising:

providing a lead-frame having a top surface an inner portion, a bottom cover, and a metal connector, with the bottom cover and the metal connector directly on opposing surfaces of the inner portion;

forming an insulation cover directly and entirely on the top surface of the lead-frame with the insulation cover having a connection opening and a further opening exposing the lead-frame;

connecting an integrated circuit die to the lead-frame through the connection opening with the integrated circuit die over the insulation cover;

attaching a further die over the integrated circuit die;

connecting a further internal-connector directly on both the further die and the lead-frame through the further opening;

forming a top encapsulation directly on the insulation cover;

forming a routing layer having a conductive land directly on the bottom cover and the metal connector directly on the surface opposing the bottom cover by shaping the lead-frame; and

forming a bottom encapsulation directly on the conductive land with the bottom cover exposed from the bottom encapsulation, wherein forming the bottom encapsulation includes forming the bottom encapsulation isolated from the top encapsulation.

4. The method as claimed in claim 3 wherein connecting the integrated circuit die includes connecting an internal interconnect directly on both the integrated circuit die and the lead-frame, with the internal interconnect in the connection opening.

5. The method as claimed in claim 3 wherein connecting the integrated circuit die includes connecting a flip chip to the lead-frame.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE>" TO "STATS CHIPPAC PTE. LTD" PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064803/0300 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0219 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →