IP Library Granted Patent US 9,331,007
Granted Patent B2
US 9,331,007 · App. 13/653,242 · Granted May 3, 2016

Semiconductor device and method of forming conductive ink layer as interconnect structure between semiconductor packages

Inventors: Insang Yoon (Gyeonggi-do, KR); Flynn Carson (Redwood City, CA); Il Kwon Shim (Singapore, SG); SeongHun Mun (Gyeonggi-do, KR)
Assignee: STATS ChipPAC, Ltd.
H01L23/49816H01L21/568H01L23/49822H01L23/49838H01L23/49894H01L23/5389H01L25/105H01L24/19H01L24/20H01L2224/0401H01L2224/04105H01L2224/12105H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/94H01L2224/96H01L2225/0651H01L2225/06565H01L2225/1023H01L2225/1035H01L2225/1041H01L2225/1058H01L2924/01322H01L2924/12041H01L2924/12042H01L2924/13091H01L2924/15311H01L2924/15331H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,331,007
App. No.
13/653,242
Granted
May 3, 2016
Kind
B2
Abstract

A semiconductor device has a semiconductor die with an encapsulant deposited over and around the semiconductor die. An opening is formed in a first surface of the encapsulant by etching or LDA. A plurality of bumps is optionally formed over the semiconductor die. A bump is recessed within the opening of the encapsulant. A conductive ink is formed over the first surface of the encapsulant, bump and sidewall of the opening. The conductive ink can be applied by a printing process. An interconnect structure is formed over a second surface of the encapsulant opposite the first surface of the encapsulant. The interconnect structure is electrically connected to the semiconductor die. A semiconductor package is disposed over the first surface of the encapsulant with a plurality of bumps electrically connected to the conductive ink layer. The semiconductor package may contain a memory device.

Claims (37)

1. A method of making a semiconductor device, comprising:

providing a semiconductor die;

depositing an encapsulant over the semiconductor die;

forming an opening in a first surface of the encapsulant;

forming a conductive layer over a portion of the first surface of the encapsulant;

forming a bump in the opening of the encapsulant;

conformally printing a conductive ink layer over the bump and a sidewall of the opening and extending to the conductive layer; and

forming an interconnect structure over a second surface of the encapsulant opposite the first surface of the encapsulant.

2. The method of claim 1 , further including disposing a semiconductor package over the first surface of the encapsulant.

3. The method of claim 2 , further including forming a plurality of bumps over the semiconductor package to electrically connect the semiconductor package to the conductive ink layer.

4. The method of claim 2 , wherein the semiconductor package includes a memory device.

5. The method of claim 1 , further including forming a plurality of bumps over the semiconductor die.

6. A method of making a semiconductor device, comprising:

providing a semiconductor die;

depositing an encapsulant over the semiconductor die;

forming an opening in a first surface of the encapsulant;

forming a first interconnect structure in the opening of the encapsulant; and

printing a conductive ink layer including a nonlinear surface over the first interconnect structure and within the opening, the conductive ink layer terminating at the first surface of the encapsulant.

7. The method of claim 6 , further including forming a second interconnect structure over a second surface of the encapsulant opposite the first surface of the encapsulant.

8. The method of claim 6 , wherein the first interconnect structure includes a bump.

9. The method of claim 6 , further including disposing a semiconductor package over the first surface of the encapsulant.

10. The method of claim 9 , further including forming a bump over the semiconductor package to electrically connect the semiconductor package to the conductive ink layer.

11. The method of claim 6 , further including forming a plurality of bumps over the semiconductor die.

12. The method of claim 6 , further including forming a conductive trace over the first surface of the encapsulant between the semiconductor die and the opening.

13. A method of making a semiconductor device, comprising:

providing a first semiconductor package including an opening;

forming a recessed interconnect structure within the opening; and

printing a conductive ink over the recessed interconnect structure and a first portion of a sidewall of the opening while leaving a second portion of the sidewall of the opening devoid of the conductive ink and the recessed interconnect structure.

14. The method of claim 13 , wherein providing the first semiconductor package includes:

providing a semiconductor die;

depositing an encapsulant over the semiconductor die; and

forming the opening in the encapsulant.

15. The method of claim 14 , further including forming a plurality of bumps over the semiconductor die.

16. The method of claim 14 , further including forming a second interconnect structure over the encapsulant and electrically connected to the recessed interconnect structure.

17. The method of claim 13 , wherein the recessed interconnect structure includes a bump.

18. The method of claim 13 , further including disposing a second semiconductor package over the first semiconductor package.

19. The method of claim 18 , further including forming a bump over the second semiconductor package to electrically connect the second semiconductor package to the conductive ink.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE'S NAME FROM "STATS CHIPPAC PTE. LTE. " TO STATS CHIPPAC PTE. LTD." PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0391. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 5, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064809/0877 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 18, 2019
From: STATS CHIPPAC PTE. LTD.
To: JCET SEMICONDUCTOR (SHAOXING) CO., LTD.
Reel/Frame 051365/0680 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2019
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 051285/0318 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0391 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 16, 2012
From: YOON, INSANG; CARSON, FLYNN; SHIM, IL KWON; MUN, SEONGHUN
To: STATS CHIPPAC, LTD.
Reel/Frame 029139/0787 →
Continuity (1)
Related Publication 20140103509A1 · Apr 17, 2014