Method of early physical design validation and identification of texted metal short circuits in an integrated circuit design
A method and computer program product for early physical design validation and identification of texted metal short circuits in an integrated circuit design includes steps of: (a) receiving as input a representation of an integrated circuit design; (b) receiving as input a physical design rule deck that specifies rule checks to be performed on the integrated circuit design; (c) generating a specific rule deck from the physical design rule deck wherein the specific rule deck includes only physical design rules that are specific to one of identifying texted metal short circuits in the integrated circuit design and power distribution and input/output cell placement in the integrated circuit design; and (d) performing a physical design validation on the integrated circuit design from the specific rule deck.
1. A method comprising steps of:
(a) receiving as input a representation of an integrated circuit design;
(b) receiving as input a physical design rule deck that specifies rule checks to be performed on the integrated circuit design;
(c) generating a specific rule deck from the physical design rule deck wherein the specific rule deck includes only physical design rules that are specific to texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design; and
(d) performing a physical design validation on the integrated circuit design from the specific rule deck to identify texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design.
2. The method of claim 1 further comprising performing step (d) prior to performing a physical design validation that includes a design rule that is not included in the specific rule deck.
3. The method of claim 1 further comprising a step of including in the specific rule deck a rule check for at least one of:
via/contact spacing less than a minimum allowed spacing;
via/contact size less than a minimum metal size;
wide power buses that do not have the correct number of slots;
metal layer width, spacing and hole dimensions not within allowed range; and
input/output cell and core cell regions of the chip exceed maximum allowed limits for a selected technology.
4. The method of claim 1 further comprising a step of generating as output a report file that includes a location of each texted metal short circuit identified in step (d).
5. The method of claim 1 wherein the representation of the integrated circuit design is a Generic Data Stream format file.
6. The method of claim 1 wherein the physical design validation is performed by one of a design rule check tool and a layout vs. schematic tool.
7. A computer program product comprising:
a medium for embodying a computer program for input to a computer; and
a computer program embodied in the medium for causing the computer to perform steps of:
(a) receiving as input a representation of an integrated circuit design;
(b) receiving as input a physical design rule deck that specifies rule checks to be performed on the integrated circuit design;
(c) generating a specific rule deck from the physical design rule deck to include only physical design rules that are specific to texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design; and
(d) performing a physical design validation on the integrated circuit design from the specific rule deck to identify texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design.
8. The computer program product of claim 7 further comprising performing step (d) prior to performing a physical design validation that includes a design rule that is not included in the specific rule deck.
9. The computer program product of claim 7 further comprising a step of including in the specific rule deck a rule check for at least one of:
via/contact spacing less than a minimum allowed spacing;
via/contact size less than a minimum metal size;
wide power buses that do not have the correct number of slots;
metal layer width, spacing and hole dimensions not within allowed range; and
input/output cell and core cell regions of the chip exceed maximum allowed limits for a selected technology.
10. The computer program product of claim 7 farther comprising a step of generating as output a report file that includes a location of each texted metal short circuit identified in step (d).
11. The computer program product of claim 7 wherein the representation of the integrated circuit design is a Generic Data Stream format file.
12. The computer program product of claim 7 wherein the physical design validation is performed by one of a design rule check tool and a layout vs. schematic tool.