IP Library Granted Patent US 7,763,961
Granted Patent B2
US 7,763,961 · App. 11/278,420 · Granted Jul 27, 2010

Hybrid stacking package system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,763,961
App. No.
11/278,420
Granted
Jul 27, 2010
Kind
B2
Abstract

A hybrid stacking package system is provided including providing a board-on-chip substrate, having an opening, attaching a first integrated circuit on the board-on-chip substrate, attaching bond wires, between the first integrated circuit and the board-on-chip substrate, through the opening, and mounting a second integrated circuit over the bond wires.

Claims (21)

1. A hybrid stacking package system comprising:

providing a board-on-chip substrate, having an opening;

attaching a first integrated circuit on the board-on-chip substrate includes applying a die attach film on the board-on-chip substrate beneath the first integrated circuit;

attaching bond wires, between the first integrated circuit and the board-on-chip substrate, through the opening includes forming an electrical connection on the surface of the board-on-chip substrate opposite the first integrated circuit;

mounting a second integrated circuit over the bond wires includes mounting an IC spacer between the second integrated circuit and the board-on-chip substrate; and

attaching bond wires between the second integrated circuit and the board-on-chip substrate through a second set of openings.

2. The system as claimed in claim 1 further comprising including a die attach material, on the bond wires, filling the opening includes forming a mounting surface for an integrated circuit.

3. The system as claimed in claim 1 further comprising applying amolding compound for encapsulating the integrated circuit and the bond wires provides protecting the bond wires.

4. The system as claimed in claim 1 further comprising attaching electrical interconnects on the board-on-chip substrate for system connection, wherein attaching the electrical interconnects includes attaching solder balls, solder bumps, stud bumps or a combination thereof.

5. A hybrid stacking package system comprising:

a board-on-chip substrate, having an opening;

a first integrated circuit attached on the board-on-chip substrate;

bond wires attached, between the first integrated circuit and the board-on-chip substrate, through the opening;

a second integrated circuit mounted over the bond wires;

bond wires attached between the second integrated circuit and the board-on-chip substrate through a second set of openings;

a die attach film on the board-on-chip substrate beneath the first integrated circuit;

an electrical connection formed on the surface of the board-on-chip substrate opposite the first integrated circuit; and

an IC spacer mounted between the second integrated circuit and the board-on-chip substrate.

6. The system as claimed in claim 5 further comprising a die attach material, on the bond wires, to fill the opening includes a mounting surface formed for an integrated circuit.

7. The system as claimed in claim 5 further comprising a molding compound for encapsulating the integrated circuit and the bond wires provides protection for the bond wires.

8. The system as claimed in claim 5 further comprising electrical interconnects attached on the board-on-chip substrate for system connection, wherein the electrical interconnects include solder balls, solder bumps, stud bumps or a combination thereof.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 11, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0767 →
RELEASE OF SECURITY INTEREST Recorded Jun 15, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052935/0327 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0309 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2006
From: PARK, SEUNG WOOK; JU, JONG WOOK
To: STATS CHIPPAC LTD.
Reel/Frame 017404/0562 →