IP Library Granted Patent US 7,994,047
Granted Patent B1
US 7,994,047 · App. 11/286,173 · Granted Aug 9, 2011

Integrated circuit contact system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,994,047
App. No.
11/286,173
Granted
Aug 9, 2011
Kind
B1
Abstract

An integrated circuit contact system is provided including forming a contact plug in a dielectric and forming a first barrier layer in a trench in the dielectric and on the contact plug. Further, the system includes removing a portion of the first barrier layer from the bottom of the first barrier layer and depositing the portion of the first barrier layer on the sidewall of the first barrier layer, and forming a second barrier layer over the first barrier layer and filling a corner area of the trench.

Claims (22)

1. A method for forming an integrated circuit contact system, the method comprising:

forming a contact plug in a dielectric;

forming a first barrier layer in a trench in the dielectric and on the contact plug;

digging out or resputtering a portion of the first barrier layer situated at a bottom of the trench and depositing the material on a portion of the first barrier layer situated on a sidewall of the trench, thereby causing the portion of the first barrier layer situated at the bottom of the trench to have a reduced, non-zero thickness; and

forming a second barrier layer over the first barrier layer and filling a corner area of the trench, wherein the corner area of the trench is situated below a top surface of the contact plug.

2. The method of claim 1 further comprising forming a wide interconnect trench to partially overlap the contact plug.

3. The method of claim 1 further comprising forming an offset interconnect layer to overlap the contact plug.

4. The method of claim 1 further comprising forming a narrow interconnect layer to completely overlap the contact plug.

5. The method of claim 1 further comprising:

forming an interconnect layer of high diffusion metal on the second barrier layer in the trench; and

forming the second barrier layer of a material to prevent diffusion.

6. A method for forming an integrated circuit contact system, the method comprising:

forming a contact plug in a dielectric;

sputtering a first barrier layer in a trench in the dielectric and on the contact plug using a high power sputtering process;

resputtering the first barrier layer to remove a portion of barrier material from a bottom of the trench and to deposit the barrier material on the sidewall of the trench using a high power sputtering process, thereby causing the first barrier layer to have a reduced, non-zero thickness at the bottom of the trench; and

sputtering a second barrier over the first barrier layer, the second barrier layer is substantially applied to the first barrier material on the bottom of the trench and minimally applied to the first barrier layer on the sidewall of the trench, and the second barrier layer fills a corner area of the trench using a high power sputtering process, wherein the corner area of the trench is situated below a top surface of the contact plug.

7. The method of claim 6 further comprising forming a wide interconnect trench, wherein the wide interconnect trench substantially overlaps the contact plug and has two corner areas.

8. The method of claim 6 further comprising forming an offset interconnect layer, wherein the offset interconnect layer partially overlaps the contact plug and has a single corner area.

9. The method of claim 6 further comprising forming a narrow interconnect layer, wherein the narrow interconnect layer partially overlaps the contact plug and has corner areas.

10. The method of claim 6 further comprising:

forming an interconnect layer of copper on the second barrier layer in the trench; and

sputtering the first and second barrier layer using tantalum.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 14, 2017
From: SPANSION LLC
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 042702/0460 →
RELEASE OF SECURITY INTEREST Recorded May 17, 2017
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 042486/0315 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: SPANSION LLC
Reel/Frame 037874/0724 →
RELEASE OF SECURITY INTEREST Recorded Dec 17, 2015
From: BARCLAYS BANK PLC, AS COLLATERAL AGENT
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC; SPANSION TECHNOLOGY INC.
Reel/Frame 037315/0700 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0337 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
SECURITY AGREEMENT Recorded Aug 23, 2012
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 028840/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2005
From: CHENG, NING
To: SPANSION LLC
Reel/Frame 017277/0060 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2005
From: WOO, CHRISTY MEI-CHU; YAO, HUADE WALTER
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 017277/0063 →