IP Library Granted Patent US 7,804,166
Granted Patent B2
US 7,804,166 · App. 12/053,760 · Granted Sep 28, 2010

Integrated circuit package system with stacking module

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,804,166
App. No.
12/053,760
Granted
Sep 28, 2010
Kind
B2
Abstract

An integrated circuit package system includes: providing a module substrate having dimension predetermined for attachment adjacent a device; attaching a module die adjacent the module substrate; and applying a module molding material cantilevered from the module substrate and over the module die.

Claims (45)

1. A method for manufacturing an integrated circuit package system comprising:

providing a module substrate having a module substrate internal surface and dimensions predetermined for attachment adjacent a device;

attaching a module die having a module die connect surface and adjacent the module substrate; and

applying a module molding material cantilevered from the module substrate and over the module die, the module molding material directly on substantially all of the module substrate internal surface and the module die connect surface.

2. The method as claimed in claim 1 wherein attaching the module die includes attaching the module die next to the module substrate.

3. The method as claimed in claim 1 wherein attaching the module die includes attaching the module die partially over the module substrate.

4. The method as claimed in claim 1 further comprising:

providing a package substrate;

attaching a package die over the package substrate; and

attaching the module molding material over the package die.

5. The method as claimed in claim 1 further comprising attaching a stack device over the module die.

6. A method for manufacturing an integrated circuit package system comprising:

forming a module substrate having a module substrate conductor, a module substrate edge, a module substrate internal surface, and dimensions predetermined for attachment adjacent a device;

forming a module die attach material adjacent the module substrate;

mounting a module die having a module die connect surface and a module die edge adjacent the module substrate edge and over the module die attach material; and

forming a module molding material cantilevered from the module substrate and over the module die wherein the module substrate conductor and the module die attach material are partially exposed, the module molding material directly on substantially all of the module substrate internal surface and the module die connect surface.

7. The method as claimed in claim 6 wherein attaching the module die includes attaching the module die wherein the module die edge faces the module substrate edge.

8. The method as claimed in claim 6 wherein attaching the module die includes attaching the module die offset from the module substrate having the module die edge over the module substrate edge.

9. The method as claimed in claim 6 further comprising:

providing a package substrate having package connectors;

attaching a package die over the package substrate on a side opposite the package connectors; and

attaching a stack module having the module molding material over the package die.

10. The method as claimed in claim 6 further comprising attaching a stack device over the module die attach material.

11. An integrated circuit package system comprising:

a module substrate having a module substrate internal surface and dimensions predetermined for attachment adjacent a device;

a module die having a module die connect surface and adjacent the module substrate; and

a module molding material cantilevered from the module substrate and over the module die, the module molding material directly on substantially all of the module substrate internal surface and the module die connect surface.

12. The system as claimed in claim 11 wherein the module die is next to the module substrate.

13. The system as claimed in claim 11 wherein the module die is partially over the module substrate.

14. The system as claimed in claim 11 further comprising:

a package substrate; and

a package die over the package substrate wherein the module molding material is over the package die.

15. The system as claimed in claim 11 further comprising a stack device over the module die.

16. The system as claimed in claim 11 wherein:

the module substrate has a module substrate conductor, a module substrate edge, and dimensions predetermined for attachment adjacent a device; and further comprising:

a module die attach material adjacent the module substrate;

the module die having a module die edge adjacent the module substrate edge and over the module die attach material; and

the module molding material cantilevered from the module substrate and over the module die wherein the module substrate conductor and the module die attach material are partially exposed.

17. The system as claimed in claim 16 wherein the module die edge faces the module substrate edge.

18. The system as claimed in claim 16 wherein the module die is offset from the module substrate having the module die edge over the module substrate edge.

19. The system as claimed in claim 16 further comprising:

a package substrate having package connectors;

a package die over the package substrate on a side opposite the package connectors; and

a stack module having the module molding material over the package die.

20. The system as claimed in claim 16 further comprising a stack device over the module die attach material wherein the module die attach material is over the module die.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 11, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0767 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052924/0007 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0309 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2008
From: YANG, JOUNGIN; CHO, YOUNGSIK; CHO, NAM JU
To: STATS CHIPPAC LTD.
Reel/Frame 020712/0291 →