IP Library Granted Patent US 7,859,120
Granted Patent B2
US 7,859,120 · App. 12/122,631 · Granted Dec 28, 2010

Package system incorporating a flip-chip assembly

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,859,120
App. No.
12/122,631
Granted
Dec 28, 2010
Kind
B2
Abstract

A package system including providing a first semiconductor die; mounting a second semiconductor die on the first semiconductor die using an inter-die interconnect to form a flip-chip assembly; and attaching the flip-chip assembly on a package substrate with a contact pad, a test connection, a z-bond pad, and a die receptacle, with the first semiconductor die in the flip-chip assembly fitting inside the die receptacle.

Claims (31)

1. A package system, comprising:

a flip-chip assembly incorporating a first semiconductor die, a second semiconductor die and an inter-die interconnect; and

a package substrate with a contact pad, a test connection, a z-bond pad, and a die receptacle for accommodating the first semiconductor die in the flip-chip assembly.

2. The system of claim 1 further comprising a molded encapsulant or an underfill material for encapsulating at least portions of the second semiconductor die in the flip-chip assembly, and the package substrate.

3. The system as claimed in claim 1 further comprising a bottom package assembly incorporating a third semiconductor die and a second package substrate.

4. The system as claimed in claim 1 wherein:

the package substrate is substituted with an interposer; and

further comprising:

a top package assembly incorporating a fourth semiconductor die.

5. The system as claimed in claim 1 further comprising a top package assembly incorporating a fourth semiconductor die, a third package substrate, and an inter-package interconnect.

6. The system as claimed in claim 1 further comprising a peripheral interconnect.

7. The system of claim 6 further comprising a molded encapsulant or an underfill material for encapsulating at least portions of the second semiconductor die in the flip-chip assembly, the peripheral interconnect, and the package substrate.

8. The system as claimed in claim 6 further comprising:

a bottom package assembly incorporating a third semiconductor die and a second package substrate with a z-bond pad;

a bond wire for connecting the contact pad or the z-bond-pad in the package substrate to the z-bond pad in the second package substrate; and

a molded encapsulant for encapsulating at least portions of the package substrate, the bottom package assembly, and the bond wire.

9. The system as claimed in claim 6 further comprising:

a molded encapsulant or an underfill material for encapsulating at least portions of the second semiconductor die in the flip-chip assembly, the package substrate, and the peripheral interconnect;

a bottom package assembly incorporating a third semiconductor die and a second package substrate with a z-bond pad;

a bond wire for connecting the contact pad or the z-bond pad in the package substrate to the z-bond pad in the second package substrate;

a molded encapsulant for encapsulating at least portions of the package substrate, the bottom package assembly, and the bond wire;

a top package assembly incorporating a fourth semiconductor die; and

an inter-package interconnect.

10. The system as claimed in claim 6 wherein:

the package substrate is substituted with an interposer with a contact pad and a z-bond pad; and

further comprising:

a bottom package assembly incorporating a third semiconductor die, a second package substrate with a z-bond pad;

a bond wire for connecting the z-bond pad in the interposer to the z-bond pad in the second package substrate;

a molded encapsulant for encapsulating at least portions of the interposer, the bottom package assembly, and the bond wire;

a top package assembly incorporating a fourth semiconductor die; and

an inter-package interconnect.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 11, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0767 →
RELEASE OF SECURITY INTEREST Recorded Jun 12, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052924/0007 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0309 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2008
From: CHOI, A LEAM; WOO, YOUNG JIN; MYUNG, JUNWOO
To: STATS CHIPPAC LTD.
Reel/Frame 020961/0988 →
Continuity (1)
Related Publication 20090283888A1 · Nov 19, 2009