IP Library Granted Patent US 8,110,908
Granted Patent B2
US 8,110,908 · App. 12/328,722 · Granted Feb 7, 2012

Integrated circuit packaging system using bottom flip chip die bonding and method of manufacture thereof

Assignee: Stats Chippac Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,110,908
App. No.
12/328,722
Granted
Feb 7, 2012
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a substrate having a substrate cavity; mounting a bottom flip chip die below the substrate; mounting an internal integrated circuit die above the substrate; filling between the internal integrated circuit die and the substrate and between the bottom flip chip die and the substrate with a substance filling through the substrate cavity; and encapsulating the internal integrated circuit die with an encapsulation.

Claims (55)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate having a substrate cavity;

mounting a bottom flip chip die below the substrate;

mounting an internal integrated circuit die above the substrate;

mounting an internal structure above the internal integrated circuit die;

applying an under-fill in the substrate cavity, between the internal integrated circuit die and the substrate, and between the bottom flip chip die and the substrate; and

forming an encapsulation enclosing the internal integrated circuit die and the under-fill with the encapsulation exposing a portion of the internal structure.

2. The method as claimed in claim 1 wherein:

applying the under-fill includes applying a substance such as the encapsulation in the substrate cavity, between the internal integrated circuit die and the substrate, and between the bottom flip chip die and the substrate.

3. The method as claimed in claim 1 wherein:

forming the encapsulation includes enclosing the bottom flip chip die with the encapsulation.

4. The method as claimed in claim 1 wherein:

applying the under-fill includes the bottom flip chin die partially exposed from the under-fill.

5. The method as claimed in claim 1 further comprising:

connecting the bottom flip chip die to the substrate with solder ball interconnects.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a substrate having a substrate cavity;

mounting a bottom flip chip die below the substrate;

mounting an internal integrated circuit die above the substrate;

applying an under-fill in the substrate cavity, between the internal integrated circuit die and the substrate, and between the bottom flip chip die and the substrate;

mounting an internal structure over the internal integrated circuit die;

connecting the internal structure to the substrate with bond wires; and

forming an encapsulation enclosing the internal integrated circuit die and an under-fill with the encapsulation exposing a portion of the internal structure.

7. The method as claimed in claim 6 wherein:

mounting the internal structure includes mounting an interposer, or an inner stacking module.

8. The method as claimed in claim 6 further comprising:

mounting a second internal integrated circuit die above the internal integrated circuit die.

9. The method as claimed in claim 6 wherein:

mounting the internal integrated circuit die includes applying jet flux to an upper surface of the substrate.

10. The method as claimed in claim 6 further comprising:

connecting the internal integrated circuit die to the substrate with solder ball interconnects.

11. An integrated circuit packaging system comprising:

a substrate having a substrate cavity;

a bottom flip chip die mounted below the substrate;

an internal integrated circuit die mounted above the substrate;

an internal structure mounted over the internal integrated circuit die;

an under-fill in the substrate cavity, between the internal integrated circuit die and the substrate, and between the bottom flip chip die and the substrate; and

an encapsulation encapsulating the internal integrated circuit die and the under-fill, a portion of the internal structure exposed from the encapsulation.

12. The system as claimed in claim 11 wherein: the under-fill is a substance such as the encapsulation.

13. The system as claimed in claim 11 further comprising:

an exposed surface exposed from the substance.

14. The system as claimed in claim 11 further comprising:

a bottom surface of the bottom flip chip die encapsulated by the encapsulation.

15. The system as claimed in claim 11 further comprising:

solder ball interconnects connecting the bottom flip chip die to the substrate.

16. The system as claimed in claim 11 further comprising:

bond wires connecting the internal structure to the substrate.

17. The system as claimed in claim 16 wherein:

the internal structure is an interposer, or an inner stacking module.

18. The system as claimed in claim 16 further comprising:

a second internal integrated circuit die mounted above the internal integrated circuit die.

19. The system as claimed in claim 16 further comprising:

a die attach adhesive attaching the internal structure to the internal integrated circuit die.

20. The system as claimed in claim 16 further comprising:

solder ball interconnects connecting the internal integrated circuit die to the substrate.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0474 ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 8, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064842/0046 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38378 FRAME: 0280) Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0474 →
RELEASE OF SECURITY INTEREST Recorded Jun 9, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052879/0852 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0280 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2008
From: KIM, YOUNGJOON; JANG, KI YOUN
To: STATS CHIPPAC LTD.
Reel/Frame 021957/0447 →
Continuity (1)
Related Publication 20100140769A1 · Jun 10, 2010