Multi-chip antenna diversity picture-in-picture architecture
View Patent ↗A multi-chip antenna diversity architecture and method includes a first receiver chip that receives a first input signal from a first antenna. The first receiver chip includes a first tuner that amplifies the first input signal, a crystal operatively connected to a first crystal oscillator circuit, and a first crystal oscillator clock buffer that receives a clock signal from the first crystal oscillator circuit. A first demodulator demodulates the input signal received from the first tuner. A second receiver chip receives a second input signal from a second antenna. The second receiver chip includes a second crystal oscillator circuit, a second crystal oscillator clock buffer, a second tuner, and a second demodulator that receives diversity data from the first demodulator. The first crystal oscillator clock buffer drives the clock signal to the second crystal oscillator clock buffer, the second tuner, and the second demodulator of the second receiver chip.
1. A multi-chip diversity architecture comprising:
a plurality of antennas receiving input signals;
a single crystal that generates an electrical signal;
a plurality of receiver chips, wherein said plurality of receiver chips comprises:
a first receiver chip that receives an input signal from a first antenna of said plurality of antennas;
a second receiver chip that receives an input signal from a second antenna of said plurality of antennas; and
a Nth receiver chip that receives an input signal from a Nth antenna of said plurality of antennas, wherein N is a positive number;
a plurality of crystal oscillator circuits, wherein only a first crystal oscillator circuit of said plurality of crystal oscillator circuits is directly connected to said single crystal and receives said electrical signal to generate a clock signal based on a frequency of said single crystal that is input into each of said plurality of receiver chips except said first receiver chip;
a plurality of tuners that amplify said input signals;
a plurality of demodulators, wherein each demodulator is directly connected to a tuner of said plurality of tuners, wherein said plurality of demodulators demodulate said input signals received from said plurality of tuners, wherein a first demodulator of said first receiver chip transmits diversity data to a second receiver chip without transmitting a reference clock signal, wherein a second demodulator of said second receiver chip transmits diversity data to a third receiver chip without transmitting a reference clock signal, and wherein a N−1 demodulator of a N−1 receiver chip transmits diversity data to a Nth receiver chip without transmitting a reference clock signal, and wherein a Nth demodulator outputs data from said architecture; and
a plurality of crystal oscillator clock buffers, wherein a first crystal oscillator clock buffer of said plurality of crystal oscillator clock buffers is directly connected to said first tuner in said first receiver chip, and wherein said first crystal oscillator clock buffer receives clock signals from a first crystal oscillator circuit of said plurality of crystal oscillator circuits and transmits said clock signals to each of said plurality of tuners except said first tuner, each of said plurality of demodulators except a first demodulator of said plurality of demodulators, and each of said plurality of crystal oscillator clock buffers except said first crystal oscillator clock buffer.
2. The multi-chip diversity architecture of claim 1 , wherein said first receiver chip synchronizes said second receiver chip.
3. The multi-chip diversity architecture of claim 1 , wherein said second receiver chip synchronizes a third receiver chip.
4. The multi-chip diversity architecture of claim 1 , wherein said diversity data comprises audio/video data.