IP Library Granted Patent US 8,318,539
Granted Patent B2
US 8,318,539 · App. 13/081,227 · Granted Nov 27, 2012

Method of manufacture of integrated circuit packaging system with multi-tier conductive interconnects

Assignee: STATS ChipPAC Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,318,539
App. No.
13/081,227
Granted
Nov 27, 2012
Kind
B2
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a carrier having a planar surface and a cavity therein, a first barrier between the planar surface and a first interconnect, and a second barrier between the cavity and a second interconnect; providing a substrate; mounting an integrated circuit over the substrate; mounting the carrier to the substrate with the first interconnect and the second interconnect attached to the substrate and with the planar surface over the integrated circuit; forming an encapsulation between the substrate and the carrier covering the integrated circuit, the encapsulation having an encapsulation recess under the planar surface and over the integrated circuit; and removing a portion of the carrier to expose the encapsulation, a portion of the first barrier to form a first contact pad, and a portion of the second barrier to form a second contact pad.

Claims (27)

1. A method of manufacture of an integrated circuit packaging system comprising:

providing a carrier having a planar surface and a cavity therein, a first barrier between the planar surface and a first interconnect, and a second barrier between the cavity and a second interconnect;

providing a substrate;

mounting an integrated circuit over the substrate;

mounting the carrier to the substrate with the first interconnect and the second interconnect attached to the substrate and with the planar surface over the integrated circuit;

forming an encapsulation between the substrate and the carrier covering the integrated circuit, the encapsulation having an encapsulation recess under the planar surface and over the integrated circuit; and

removing a portion of the carrier to expose the encapsulation, a portion of the first barrier to form a first contact pad, and a portion of the second barrier to form a second contact pad.

2. The method as claimed in claim 1 wherein removing a portion of the first barrier includes forming a mounting pad along an inner portion of the encapsulation recess.

3. The method as claimed in claim 1 wherein:

providing the carrier having the planar surface, the first barrier between the planar surface and the first interconnect includes providing the first barrier between a ground interconnect and a further ground interconnect;

mounting the carrier to the substrate includes grounding the ground interconnect with the substrate, the ground interconnect adjacent to the integrated circuit and the first barrier over the integrated circuit; and

removing the portion of the carrier includes forming a conductive shield from the first barrier.

4. The method as claimed in claim 1 further comprising connecting a device to the first contact pad in the encapsulation recess.

5. The method as claimed in claim 1 further comprising connecting a mountable structure to the second contact pad over an encapsulation plateau.

6. A method of manufacture of an integrated circuit packaging system comprising:

providing a carrier having a planar surface and a cavity therein, a first barrier between the planar surface and a first interconnect, and a second barrier between the cavity and a second interconnect;

providing a substrate having a substrate first side and a substrate second side;

mounting an integrated circuit over the substrate first side;

mounting the carrier to the substrate first side with the first interconnect and the second interconnect attached to the substrate first side, the first interconnect adjacent to the integrated circuit, and the planar surface over the integrated circuit;

forming an encapsulation between the substrate first side and the carrier covering the integrated circuit, the encapsulation having an encapsulation recess under the planar surface and over the integrated circuit; and

removing a portion of the carrier to expose the encapsulation, a portion of the first barrier to form a first contact pad, and a portion of the second barrier to form a second contact pad.

7. The method as claimed in claim 6 further comprising:

connecting a device to the first contact pad with the device in the encapsulation recess; and

connecting a mountable structure to the second contact pad with the device between the mountable structure and the encapsulation.

8. The method as claimed in claim 6 wherein mounting the carrier to the substrate first side with the first interconnect and the second interconnect attached to the substrate first side includes attaching an interface interconnect between the first interconnect and the substrate, and between the second interconnect and the substrate.

9. The method as claimed in claim 6 wherein providing the carrier includes providing the carrier having the side of the first interconnect facing away from the carrier co-planar with the side of the second interconnect facing away from the carrier.

10. The method as claimed in claim 6 wherein mounting the integrated circuit includes mounting a flip chip.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0252. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065236/0784 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0252 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →
Continuity (2)
Division 12722759 · Mar 12, 2010
Related Publication 20110223721A1 · Sep 15, 2011