IP Library Granted Patent US 8,375,576
Granted Patent B2
US 8,375,576 · App. 13/161,008 · Granted Feb 19, 2013

Method for manufacturing wafer scale heat slug system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,375,576
App. No.
13/161,008
Granted
Feb 19, 2013
Kind
B2
Abstract

A method for manufacturing a wafer scale heat slug system includes: dicing an integrated circuit from a semiconductor wafer; forming a heat slug blank equivalent in size to the semiconductor wafer; dicing the heat slug blank to produce a heat slug equivalent in size to the integrated circuit; attaching the integrated circuit to a substrate; attaching the heat slug to the integrated circuit; and encapsulating the integrated circuit.

Claims (15)

1. A method for manufacturing a wafer scale heat slug system comprising:

dicing an integrated circuit from a semiconductor wafer;

forming a heat slug blank equivalent in size to the semiconductor wafer;

dicing the heat slug blank to produce a heat slug equivalent in size to the integrated circuit;

attaching the integrated circuit to a substrate;

attaching the heat slug to the integrated circuit; and

encapsulating the integrated circuit.

2. The method as claimed in claim 1 further comprising using a thermal interface material between the heat slug and the integrated circuit.

3. The method as claimed in claim 1 wherein forming the heat slug blank equivalent in size to the semiconductor wafer comprises cold forging or chemically etching a blank sheet of thermally conductive material.

4. The method as claimed in claim 1 further comprising:

forming the heat slug blank included forming a heat slug with a heat slug pedestal; and

attaching the heat slug by the heat slug pedestal to the integrated circuit.

5. The method as claimed in claim 1 further comprising attaching a heat spreader to the integrated circuit, mounted as a flip chip on the substrate.

6. The method as claimed in claim 1 wherein dicing the heat slug blank includes mounting the heat slug blank on a wafer frame.

7. The method as claimed in claim 1 further comprising providing a dicing tape bonded between the wafer frame and the heat slug blank.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME ON THE COVER SHEET FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. PREVIOUSLY RECORDED ON REEL 038378 FRAME 0244. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 065239/0786 →
RELEASE OF SECURITY INTEREST Recorded Jun 5, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052850/0237 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0244 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →