IP Library Granted Patent US 8,143,104
Granted Patent B2
US 8,143,104 · App. 13/269,258 · Granted Mar 27, 2012

Method for manufacturing ball grid array package stacking system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,143,104
App. No.
13/269,258
Granted
Mar 27, 2012
Kind
B2
Abstract

A method for manufacturing a ball grid array package stacking system includes: providing a base substrate; coupling an integrated circuit to the base substrate; coupling a stacking substrate over the base substrate; mounting a heat spreader, having an access port, around the base substrate and the stacking substrate; and coupling a stacked integrated circuit to the stacking substrate through the access port.

Claims (20)

1. A method for manufacturing a ball grid array package stacking system comprising:

providing a base substrate;

coupling an integrated circuit to the base substrate;

coupling a stacking substrate over the base substrate;

mounting a heat spreader, having an access port, around the base substrate and the stacking substrate; and

coupling a stacked integrated circuit to the stacking substrate through the access port.

2. The method as claimed in claim 1 further comprising coupling a discrete component, to the stacking substrate, through the access port.

3. The method as claimed in claim 1 further comprising forming a stacked package body between the base substrate and the stacking substrate.

4. The method as claimed in claim 1 further comprising coupling an electrical interconnect, a substrate interconnect, or a combination thereof between the base substrate and the stacking substrate.

5. The method as claimed in claim 1 further comprising providing a component side of the stacking substrate for coupling the integrated circuit mounted thereon.

6. A method for manufacturing a ball grid array package stacking system comprising:

providing a base substrate having a chip side and a system side;

coupling an integrated circuit to the base substrate including coupling a system interconnect to the integrated circuit through the base substrate;

coupling a stacking substrate over the base substrate including applying a chip adhesive between the stacking substrate and the base substrate;

mounting a heat spreader, having an access port, around the base substrate and the stacking substrate including applying a thermal adhesive between the stacking substrate and the heat spreader; and

coupling a stacked integrated circuit to the stacking substrate through the access port including coupling a second stacked integrated circuit, a third stacked integrated circuit, or a combination thereof.

7. The method as claimed in claim 6 further comprising coupling a discrete component, to the stacking substrate, through the access port including coupling a resistor, a capacitor, an inductor, a voltage regulator, a diode, a transistor, or a combination thereof.

8. The method as claimed in claim 6 further comprising forming a stacked package body between the base substrate and the stacking substrate including encasing a molded cover on the base substrate, the stacking substrate, or a combination thereof.

9. The method as claimed in claim 6 further comprising coupling an electrical interconnect, a substrate interconnect, or a combination thereof between the base substrate and the stacking substrate including coupling an embedded integrated circuit to the stacked integrated circuit, the integrated circuit, the system interconnect, or a combination thereof.

10. The method as claimed in claim 6 further comprising providing a component side of the stacking substrate for coupling the integrated circuit mounted thereon including forming a molded cover on the integrated circuit, an electrical interconnect, and the component side of the stacking substrate.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2025
From: STATS CHIPPAC PTE. LTD.
To: STATS CHIPPAC MANAGEMENT PTE. LTD.
Reel/Frame 072788/0917 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME PREVIOUSLY RECORDED AT REEL: 064789 FRAME: 0474 ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Sep 8, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTD.
Reel/Frame 064842/0046 →
CORRECT ERROR IN ASSIGNMENT NAME FROM STATS CHIPPAC PTE. LTE. TO STATS CHIPPAC PTE. LTD. (REEL: 38378 FRAME: 0280) Recorded Aug 31, 2023
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 064789/0474 →
RELEASE OF SECURITY INTEREST Recorded Jun 9, 2020
From: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
To: STATS CHIPPAC, INC.; STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD.
Reel/Frame 052879/0852 →
CHANGE OF NAME Recorded Apr 7, 2016
From: STATS CHIPPAC LTD.
To: STATS CHIPPAC PTE. LTE.
Reel/Frame 038378/0280 →
SECURITY INTEREST Recorded Aug 6, 2015
From: STATS CHIPPAC, INC.; STATS CHIPPAC LTD.
To: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Reel/Frame 036288/0748 →